

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Active   |
| Number of LABs/CLBs            | 1452   |
| Number of Logic Elements/Cells | -  |
| Total RAM Bits                 | -  |
| Number of I/O                  | 175  |
| Number of Gates                | 24000  |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V   |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 70°C (TA)  |
| Package / Case                 | 208-BFQFP  |
| Supplier Device Package        | 208-PQFP (28x28)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-1pqg208 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



## **Plastic Device Resources**

|          | User I/Os (including clock buffers) |                 |                 |                 |                 |                 |                 |                 |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Device   | PLCC<br>84-Pin                      | VQFP<br>100-Pin | PQFP<br>208-Pin | TQFP<br>144-Pin | TQFP<br>176-Pin | PBGA<br>313-Pin | PBGA<br>329-Pin | FBGA<br>144-Pin |
| A54SX08  | 69                                  | 81              | 130             | 113             | 128             | _               | _               | 111             |
| A54SX16  | _                                   | 81              | 175             | -               | 147             | _               | _               | _               |
| A54SX16P | _                                   | 81              | 175             | 113             | 147             | _               | _               | _               |
| A54SX32  | _                                   | -               | 174             | 113             | 147             | 249             | 249             | _               |

**Note:** Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

# **Table of Contents**

| SX Family FPGAs  |
|--|
| General Description 1-   |
| SX Family Architecture   |
| Programming  |
| 3.3 V / 5 V Operating Conditions 1-  |
| PCI Compliance for the SX Family1-   |
| A54SX16P AC Specifications for (PCI Operation)   |
| A54SX16P DC Specifications (3.3 V PCI Operation)   |
| A54SX16P AC Specifications (3.3 V PCI Operation)   |
| Power-Up Sequencing 1-1  |
| Power-Down Sequencing  |
| Evaluating Power in SX Devices   |
| SX Timing Model 1-2  |
| Timing Characteristics 1-23  |
| Package Pin Assignments  |
| 84-Pin PLCC  |
| 208-Pin PQFP   |
| 144-Pin TQFP   |
| 176-Pin TQFP   |
| 100-Pin VQFP   |
| 313-Pin PBGA   |
| 329-Pin PBGA   |
| 144-Pin FBGA   |
| Datasheet Information  |
| List of Changes  |
| Datasheet Categories   |
| International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) |
| NEULIALIUIIS (EAN)   |



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

## **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

## **Logic Module Design**

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

1-2 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### Other Architectural Features

#### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

| Device                        | V <sub>CCA</sub> | V <sub>CCI</sub> | V <sub>CCR</sub> | Maximum Input Tolerance | <b>Maximum Output Drive</b> |
|-------------------------------|------------------|------------------|------------------|-------------------------|-----------------------------|
| A54SX08<br>A54SX16<br>A54SX32 | 3.3 V            | 3.3 V            | 5.0 V            | 5.0 V                   | 3.3 V                       |
| A54SX16-P*                    | 3.3 V            | 3.3 V            | 3.3 V            | 3.3 V                   | 3.3 V                       |
|                               | 3.3 V            | 3.3 V            | 5.0 V            | 5.0 V                   | 3.3 V                       |
|                               | 3.3 V            | 5.0 V            | 5.0 V            | 5.0 V                   | 5.0 V                       |

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.



# **PCI Compliance for the SX Family**

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

| Symbol             | Parameter                                    | Condition                     | Min. | Max.           | Units |
|--------------------|--|-------------------------------|------|----------------|-------|
| $V_{CCA}$          | Supply Voltage for Array                     |                               | 3.0  | 3.6            | V     |
| $V_{CCR}$          | Supply Voltage required for Internal Biasing |                               | 4.75 | 5.25           | V     |
| V <sub>CCI</sub>   | Supply Voltage for I/Os                      |                               | 4.75 | 5.25           | V     |
| V <sub>IH</sub>    | Input High Voltage <sup>1</sup>              |                               | 2.0  | $V_{CC} + 0.5$ | V     |
| V <sub>IL</sub>    | Input Low Voltage <sup>1</sup>               |                               | -0.5 | 0.8            | V     |
| I <sub>IH</sub>    | Input High Leakage Current                   | V <sub>IN</sub> = 2.7         |      | 70             | μΑ    |
| I <sub>IL</sub>    | Input Low Leakage Current                    | V <sub>IN</sub> = 0.5         |      | -70            | μΑ    |
| V <sub>OH</sub>    | Output High Voltage                          | $I_{OUT} = -2 \text{ mA}$     | 2.4  |                | V     |
| V <sub>OL</sub>    | Output Low Voltage <sup>2</sup>              | I <sub>OUT</sub> = 3 mA, 6 mA |      | 0.55           | V     |
| C <sub>IN</sub>    | Input Pin Capacitance <sup>3</sup>           |                               |      | 10             | рF    |
| C <sub>CLK</sub>   | CLK Pin Capacitance                          |                               | 5    | 12             | рF    |
| C <sub>IDSEL</sub> | IDSEL Pin Capacitance <sup>4</sup>           |                               |      | 8              | pF    |

#### Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for  $V_{CC} > V_{OUT} > 3.1 \text{ V}$ 

$$EQ 1-1$$

# **Evaluating Power in SX Devices**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Consumption**

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

n

## **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

| I <sub>CC</sub> | V <sub>CC</sub> | Power   |
|-----------------|-----------------|---------|
| 4 mA            | 3.6 V           | 14.4 mW |

The DC power dissipation is defined in EQ 1-6.

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + \\ (I_{standby}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-6

### **AC Power Dissipation**

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q_1}) + (r_1 \times f_{q_1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q_2}) + (r_2 \times f_{q_2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EOHV} \times f_{s_1}) + (C_{EOHF} \times f_{s_1}))_{HCLK}] \end{split}$$

EQ 1-8

#### **Definition of Terms Used in Formula**

 $m = Number of logic modules switching at <math>f_m$ 

Number of input buffers switching at f<sub>n</sub>

p = Number of output buffers switching at f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

s<sub>1</sub> = Number of clock loads on the dedicated array

C<sub>EOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF

 $C_{EQCR}$  = Equivalent capacitance of routed array clock in pF

C<sub>EQHV</sub> = Variable capacitance of dedicated array clock

C<sub>EOHF</sub> = Fixed capacitance of dedicated array clock

C<sub>I</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

f<sub>q2</sub> = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz

1-16 v3.2

#### Step 1: Define Terms Used in Formula

|   | $V_{CCA}$      | 3.3       |
|---|----------------|-----------|
| Module  |                |           |
| Number of logic modules switching at $f_m$ (Used 50%)                         | m              | 264       |
| Average logic modules switching rate $f_m$ (MHz) (Guidelines: f/10)           | f <sub>m</sub> | 20        |
| Module capacitance C <sub>EQM</sub> (pF)                                      | $C_{EQM}$      | 4.0       |
| Input Buffer  |                |           |
| Number of input buffers switching at $f_n$                                    | n              | 1         |
| Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)           | f <sub>n</sub> | 40        |
| Input buffer capacitance C <sub>EQI</sub> (pF)                                | $C_{EQI}$      | 3.4       |
| Output Buffer   |                |           |
| Number of output buffers switching at $f_p$                                   | p              | 1         |
| Average output buffers switching rate f <sub>p</sub> (MHz) (Guidelines: f/10) | $f_p$          | 20        |
| Output buffers buffer capacitance C <sub>EQO</sub> (pF)                       | $C_{EQO}$      | 4.7       |
| Output Load capacitance C <sub>L</sub> (pF)                                   | $C_L$          | 35        |
| RCLKA   |                |           |
| Number of Clock loads q <sub>1</sub>  | $q_1$          | 528       |
| Capacitance of routed array clock (pF)  | $C_{EQCR}$     | 1.6       |
| Average clock rate (MHz)  | $f_{q1}$       | 200       |
| Fixed capacitance (pF)  | r <sub>1</sub> | 138       |
| RCLKB   |                |           |
| Number of Clock loads q <sub>2</sub>  | $q_2$          | 0         |
| Capacitance of routed array clock (pF)  | $C_{EQCR}$     | 1.6       |
| Average clock rate (MHz)  | $f_{q2}$       | 0         |
| Fixed capacitance (pF)  | r <sub>2</sub> | 138       |
| HCLK  |                |           |
| Number of Clock loads   | s <sub>1</sub> | 0         |
| Variable capacitance of dedicated array clock (pF)                            | $C_{EQHV}$     | 0.61<br>5 |
| Fixed capacitance of dedicated array clock (pF)                               | $C_{EQHF}$     | 96        |
| Average clock rate (MHz)  | $f_{s1}$       | 0         |

#### **Step 2: Calculate Dynamic Power Consumption**

| $V_{CCA} \times V_{CCA}$   | 10.89    |
|--|----------|
| $m \times f_m \times C_{EQM}$  | 0.02112  |
| $n \times f_n \times C_{EQI}$  | 0.000136 |
| $p \times f_p \times (C_{EQO} + C_L)$                                | 0.000794 |
| $0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$      | 0.11208  |
| $0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$       | 0        |
| $0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$ | 0        |
| $P_{AC} = 1.461 \text{ W}$   |          |

# Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times \\ V_{CCI} &+ X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use  $P_{DC} = (I_{standby}) \times V_{CCA}$ . The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$
  
 $P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$   
 $P_{DC} = 0.001815 \text{ W}$ 

### **Step 4: Calculate Total Power Consumption**


$$P_{Total} = P_{AC} + P_{DC}$$
  
 $P_{Total} = 1.461 + 0.001815$   
 $P_{Total} = 1.4628 W$ 

# **Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

1-18 v3.2

# **SX Timing Model**



**Note:** Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

#### **Hardwired Clock Routed Clock** External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads



Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

1-22 v3.2

# **A54SX16 Timing Characteristics**

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

|                     | (Norse case commercial conditions, t |      | Speed |      | Speed | '-1' \$ | Speed | 'Std' | Speed |       |
|---------------------|--------------------------------------|------|-------|------|-------|---------|-------|-------|-------|-------|
| Parameter           | Description                          | Min. | Max.  | Min. | Max.  | Min.    | Max.  | Min.  | Мах.  | Units |
| C-Cell Propa        | agation Delays <sup>1</sup>          |      |       |      |       |         |       |       |       |       |
| t <sub>PD</sub>     | Internal Array Module                |      | 0.6   |      | 0.7   |         | 8.0   |       | 0.9   | ns    |
| Predicted R         | outing Delays <sup>2</sup>           |      |       |      |       |         |       |       |       |       |
| t <sub>DC</sub>     | FO = 1 Routing Delay, Direct Connect |      | 0.1   |      | 0.1   |         | 0.1   |       | 0.1   | ns    |
| t <sub>FC</sub>     | FO = 1 Routing Delay, Fast Connect   |      | 0.3   |      | 0.4   |         | 0.4   |       | 0.5   | ns    |
| t <sub>RD1</sub>    | FO = 1 Routing Delay                 |      | 0.3   |      | 0.4   |         | 0.4   |       | 0.5   | ns    |
| t <sub>RD2</sub>    | FO = 2 Routing Delay                 |      | 0.6   |      | 0.7   |         | 8.0   |       | 0.9   | ns    |
| t <sub>RD3</sub>    | FO = 3 Routing Delay                 |      | 8.0   |      | 0.9   |         | 1.0   |       | 1.2   | ns    |
| t <sub>RD4</sub>    | FO = 4 Routing Delay                 |      | 1.0   |      | 1.2   |         | 1.4   |       | 1.6   | ns    |
| t <sub>RD8</sub>    | FO = 8 Routing Delay                 |      | 1.9   |      | 2.2   |         | 2.5   |       | 2.9   | ns    |
| t <sub>RD12</sub>   | FO = 12 Routing Delay                |      | 2.8   |      | 3.2   |         | 3.7   |       | 4.3   | ns    |
| R-Cell Timir        | ıg                                   |      |       |      |       |         |       |       |       |       |
| t <sub>RCO</sub>    | Sequential Clock-to-Q                |      | 0.8   |      | 1.1   |         | 1.2   |       | 1.4   | ns    |
| t <sub>CLR</sub>    | Asynchronous Clear-to-Q              |      | 0.5   |      | 0.6   |         | 0.7   |       | 8.0   | ns    |
| t <sub>PRESET</sub> | Asynchronous Preset-to-Q             |      | 0.7   |      | 8.0   |         | 0.9   |       | 1.0   | ns    |
| t <sub>SUD</sub>    | Flip-Flop Data Input Set-Up          | 0.5  |       | 0.5  |       | 0.7     |       | 8.0   |       | ns    |
| t <sub>HD</sub>     | Flip-Flop Data Input Hold            | 0.0  |       | 0.0  |       | 0.0     |       | 0.0   |       | ns    |
| t <sub>WASYN</sub>  | Asynchronous Pulse Width             | 1.4  |       | 1.6  |       | 1.8     |       | 2.1   |       | ns    |
| Input Modu          | ile Propagation Delays               |      |       |      |       |         |       |       |       |       |
| t <sub>INYH</sub>   | Input Data Pad-to-Y HIGH             |      | 1.5   |      | 1.7   |         | 1.9   |       | 2.2   | ns    |
| t <sub>INYL</sub>   | Input Data Pad-to-Y LOW              |      | 1.5   |      | 1.7   |         | 1.9   |       | 2.2   | ns    |
| Predicted In        | nput Routing Delays <sup>2</sup>     |      |       |      |       |         |       |       |       |       |
| t <sub>IRD1</sub>   | FO = 1 Routing Delay                 |      | 0.3   |      | 0.4   |         | 0.4   |       | 0.5   | ns    |
| t <sub>IRD2</sub>   | FO = 2 Routing Delay                 |      | 0.6   |      | 0.7   |         | 8.0   |       | 0.9   | ns    |
| t <sub>IRD3</sub>   | FO = 3 Routing Delay                 |      | 8.0   |      | 0.9   |         | 1.0   |       | 1.2   | ns    |
| t <sub>IRD4</sub>   | FO = 4 Routing Delay                 |      | 1.0   |      | 1.2   |         | 1.4   |       | 1.6   | ns    |
| t <sub>IRD8</sub>   | FO = 8 Routing Delay                 |      | 1.9   |      | 2.2   |         | 2.5   |       | 2.9   | ns    |
| t <sub>IRD12</sub>  | FO = 12 Routing Delay                |      | 2.8   |      | 3.2   |         | 3.7   |       | 4.3   | ns    |

#### Notes:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

1-26 v3.2

# **Package Pin Assignments**

# 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

|            | 144-Pin TQFP        |                      |                     |  |  |  |  |  |
|------------|---------------------|----------------------|---------------------|--|--|--|--|--|
| Pin Number | A54SX08<br>Function | A54SX16P<br>Function | A54SX32<br>Function |  |  |  |  |  |
| 1          | GND                 | GND                  | GND                 |  |  |  |  |  |
| 2          | TDI, I/O            | TDI, I/O             | TDI, I/O            |  |  |  |  |  |
| 3          | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 4          | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 5          | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 6          | I/O                 | 1/0                  | 1/0                 |  |  |  |  |  |
| 7          | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 8          | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 9          | TMS                 | TMS                  | TMS                 |  |  |  |  |  |
| 10         | V <sub>CCI</sub>    | $V_{CCI}$            | V <sub>CCI</sub>    |  |  |  |  |  |
| 11         | GND                 | GND                  | GND                 |  |  |  |  |  |
| 12         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 13         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 14         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 15         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 16         | I/O                 | I/O                  | I/O                 |  |  |  |  |  |
| 17         | I/O                 | 1/0                  | 1/0                 |  |  |  |  |  |
| 18         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 19         | $V_{CCR}$           | $V_{CCR}$            | $V_{CCR}$           |  |  |  |  |  |
| 20         | $V_{CCA}$           | $V_{CCA}$            | $V_{CCA}$           |  |  |  |  |  |
| 21         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 22         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 23         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 24         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 25         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 26         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 27         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 28         | GND                 | GND                  | GND                 |  |  |  |  |  |
| 29         | V <sub>CCI</sub>    | V <sub>CCI</sub>     | V <sub>CCI</sub>    |  |  |  |  |  |
| 30         | $V_{CCA}$           | V <sub>CCA</sub>     | V <sub>CCA</sub>    |  |  |  |  |  |
| 31         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 32         | I/O                 | 1/0                  | I/O                 |  |  |  |  |  |
| 33         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 34         | I/O                 | I/O                  | 1/0                 |  |  |  |  |  |
| 35         | I/O                 | I/O                  | I/O                 |  |  |  |  |  |
| 36         | GND                 | GND                  | GND                 |  |  |  |  |  |

| 144-Pin TQFP |                     |                      |                     |  |  |  |  |
|--------------|---------------------|----------------------|---------------------|--|--|--|--|
| Pin Number   | A54SX08<br>Function | A54SX16P<br>Function | A54SX32<br>Function |  |  |  |  |
| 37           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 38           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 39           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 40           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 41           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 42           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 43           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 44           | V <sub>CCI</sub>    | V <sub>CCI</sub>     | V <sub>CCI</sub>    |  |  |  |  |
| 45           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 46           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 47           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 48           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 49           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 50           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 51           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 52           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 53           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 54           | PRB, I/O            | PRB, I/O             | PRB, I/O            |  |  |  |  |
| 55           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 56           | $V_{CCA}$           | $V_{CCA}$            | $V_{CCA}$           |  |  |  |  |
| 57           | GND                 | GND                  | GND                 |  |  |  |  |
| 58           | $V_{CCR}$           | $V_{CCR}$            | $V_{CCR}$           |  |  |  |  |
| 59           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 60           | HCLK                | HCLK                 | HCLK                |  |  |  |  |
| 61           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 62           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 63           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 64           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 65           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 66           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 67           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 68           | V <sub>CCI</sub>    | V <sub>CCI</sub>     | V <sub>CCI</sub>    |  |  |  |  |
| 69           | I/O                 | I/O                  | I/O                 |  |  |  |  |
| 70           | I/O                 | 1/0                  | I/O                 |  |  |  |  |
| 71           | TDO, I/O            | TDO, I/O             | TDO, I/O            |  |  |  |  |
| 72           | I/O                 | I/O                  | I/O                 |  |  |  |  |
|              |                     | -                    |                     |  |  |  |  |

2-8 v3.2



|            | 176-Pi              | n TQFP                           |                     |  |  |
|------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |  |  |
| 1          | GND                 | GND                              | GND                 |  |  |
| 2          | TDI, I/O            | TDI, I/O                         | TDI, I/O            |  |  |
| 3          | NC                  | 1/0                              | I/O                 |  |  |
| 4          | I/O                 | 1/0                              | I/O                 |  |  |
| 5          | I/O                 | 1/0                              | I/O                 |  |  |
| 6          | I/O                 | 1/0                              | I/O                 |  |  |
| 7          | I/O                 | 1/0                              | I/O                 |  |  |
| 8          | I/O                 | 1/0                              | I/O                 |  |  |
| 9          | I/O                 | I/O                              | I/O                 |  |  |
| 10         | TMS                 | TMS                              | TMS                 |  |  |
| 11         | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |  |  |
| 12         | NC                  | I/O                              | I/O                 |  |  |
| 13         | I/O                 | I/O                              | I/O                 |  |  |
| 14         | I/O                 | 1/0                              | I/O                 |  |  |
| 15         | I/O                 | I/O                              | I/O                 |  |  |
| 16         | I/O                 | I/O                              | I/O                 |  |  |
| 17         | I/O                 | I/O                              | I/O                 |  |  |
| 18         | I/O                 | I/O                              | I/O                 |  |  |
| 19         | I/O                 | I/O                              | I/O                 |  |  |
| 20         | I/O                 | 1/0                              | I/O                 |  |  |
| 21         | GND                 | GND                              | GND                 |  |  |
| 22         | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |  |  |
| 23         | GND                 | GND                              | GND                 |  |  |
| 24         | I/O                 | I/O                              | I/O                 |  |  |
| 25         | I/O                 | I/O                              | I/O                 |  |  |
| 26         | I/O                 | I/O                              | I/O                 |  |  |
| 27         | I/O                 | I/O                              | I/O                 |  |  |
| 28         | I/O                 | I/O                              | I/O                 |  |  |
| 29         | I/O                 | I/O                              | I/O                 |  |  |
| 30         | I/O                 | I/O                              | I/O                 |  |  |
| 31         | I/O                 | I/O                              | I/O                 |  |  |
| 32         | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |  |  |
| 33         | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |  |  |
| 34         | I/O                 | 1/0                              | 1/0                 |  |  |

| 176-Pin TQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 35           | I/O                 | 1/0                              | 1/0                 |
| 36           | I/O                 | I/O                              | 1/0                 |
| 37           | I/O                 | 1/0                              | I/O                 |
| 38           | I/O                 | I/O                              | 1/0                 |
| 39           | I/O                 | I/O                              | 1/0                 |
| 40           | NC                  | I/O                              | 1/0                 |
| 41           | I/O                 | I/O                              | 1/0                 |
| 42           | NC                  | I/O                              | I/O                 |
| 43           | I/O                 | I/O                              | 1/0                 |
| 44           | GND                 | GND                              | GND                 |
| 45           | I/O                 | I/O                              | I/O                 |
| 46           | I/O                 | I/O                              | 1/0                 |
| 47           | I/O                 | I/O                              | 1/0                 |
| 48           | I/O                 | I/O                              | I/O                 |
| 49           | I/O                 | I/O                              | I/O                 |
| 50           | I/O                 | I/O                              | 1/0                 |
| 51           | I/O                 | 1/0                              | 1/0                 |
| 52           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 53           | I/O                 | 1/0                              | 1/0                 |
| 54           | NC                  | 1/0                              | 1/0                 |
| 55           | I/O                 | 1/0                              | 1/0                 |
| 56           | I/O                 | 1/0                              | 1/0                 |
| 57           | NC                  | 1/0                              | 1/0                 |
| 58           | I/O                 | 1/0                              | 1/0                 |
| 59           | I/O                 | 1/0                              | 1/0                 |
| 60           | I/O                 | 1/0                              | 1/0                 |
| 61           | 1/0                 | 1/0                              | 1/0                 |
| 62           | 1/0                 | 1/0                              | I/O                 |
| 63           | 1/0                 | I/O                              | 1/0                 |
| 64           | PRB, I/O            | PRB, I/O                         | PRB, I/O            |
| 65           | GND                 | GND                              | GND                 |
| 66           | $V_{CCA}$           | V <sub>CCA</sub>                 | $V_{CCA}$           |
| 67           | $V_{CCR}$           | $V_{CCR}$                        | $V_{CCR}$           |
| 68           | I/O                 | 1/0                              | I/O                 |



| 176-Pin TQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 137          | I/O                 | I/O                              | I/O                 |
| 138          | I/O                 | I/O                              | 1/0                 |
| 139          | I/O                 | I/O                              | I/O                 |
| 140          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 141          | I/O                 | I/O                              | 1/0                 |
| 142          | I/O                 | I/O                              | I/O                 |
| 143          | I/O                 | I/O                              | 1/0                 |
| 144          | I/O                 | I/O                              | I/O                 |
| 145          | I/O                 | I/O                              | 1/0                 |
| 146          | I/O                 | I/O                              | 1/0                 |
| 147          | I/O                 | I/O                              | I/O                 |
| 148          | I/O                 | I/O                              | I/O                 |
| 149          | I/O                 | I/O                              | 1/0                 |
| 150          | I/O                 | I/O                              | I/O                 |
| 151          | I/O                 | I/O                              | I/O                 |
| 152          | CLKA                | CLKA                             | CLKA                |
| 153          | CLKB                | CLKB                             | CLKB                |
| 154          | $V_{CCR}$           | $V_{CCR}$                        | $V_{CCR}$           |
| 155          | GND                 | GND                              | GND                 |
| 156          | V <sub>CCA</sub>    | $V_{CCA}$                        | V <sub>CCA</sub>    |

| 176-Pin TQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 157          | PRA, I/O            | PRA, I/O                         | PRA, I/O            |
| 158          | I/O                 | I/O                              | 1/0                 |
| 159          | I/O                 | I/O                              | 1/0                 |
| 160          | I/O                 | I/O                              | 1/0                 |
| 161          | I/O                 | I/O                              | 1/0                 |
| 162          | I/O                 | I/O                              | 1/0                 |
| 163          | I/O                 | I/O                              | 1/0                 |
| 164          | I/O                 | I/O                              | 1/0                 |
| 165          | I/O                 | I/O                              | 1/0                 |
| 166          | I/O                 | I/O                              | 1/0                 |
| 167          | I/O                 | I/O                              | 1/0                 |
| 168          | NC                  | I/O                              | 1/0                 |
| 169          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 170          | I/O                 | I/O                              | 1/0                 |
| 171          | NC                  | I/O                              | 1/0                 |
| 172          | NC                  | I/O                              | 1/0                 |
| 173          | NC                  | I/O                              | I/O                 |
| 174          | I/O                 | I/O                              | 1/0                 |
| 175          | I/O                 | I/O                              | 1/0                 |
| 176          | TCK, I/O            | TCK, I/O                         | TCK, I/O            |

## 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

#### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



| 329-Pin PBGA |                  |  |
|--------------|------------------|--|
| Pin          | A54SX32          |  |
| Number       | Function         |  |
| D3           | I/O              |  |
| D4           | TCK, I/O         |  |
| D5           | I/O              |  |
| D6           | I/O              |  |
| D7           | I/O              |  |
| D8           | I/O              |  |
| D9           | I/O              |  |
| D10          | I/O              |  |
| D11          | $V_{CCA}$        |  |
| D12          | $V_{CCR}$        |  |
| D13          | I/O              |  |
| D14          | I/O              |  |
| D15          | I/O              |  |
| D16          | I/O              |  |
| D17          | I/O              |  |
| D18          | I/O              |  |
| D19          | I/O              |  |
| D20          | I/O              |  |
| D21          | I/O              |  |
| D22          | I/O              |  |
| D23          | I/O              |  |
| E1           | V <sub>CCI</sub> |  |
| E2           | I/O              |  |
| E3           | I/O              |  |
| E4           | I/O              |  |
| E20          | I/O              |  |
| E21          | I/O              |  |
| E22          | I/O              |  |
| E23          | I/O              |  |
| F1           | I/O              |  |
| F2           | TMS              |  |
| F3           | I/O              |  |
| F4           | I/O              |  |
| F20          | I/O              |  |
| F21          | I/O              |  |

| 329-Pin PBGA |                  |  |
|--------------|------------------|--|
| Pin A54SX32  |                  |  |
| Number       | Function         |  |
| F22          | 1/0              |  |
| F23          | 1/0              |  |
| G1           | I/O              |  |
| G2           | I/O              |  |
| G3           | I/O              |  |
| G4           | 1/0              |  |
| G20          | 1/0              |  |
| G21          | 1/0              |  |
| G22          | 1/0              |  |
| G23          | GND              |  |
| H1           | 1/0              |  |
| H2           | 1/0              |  |
| Н3           | 1/0              |  |
| H4           | 1/0              |  |
| H20          | V <sub>CCA</sub> |  |
| H21          | 1/0              |  |
| H22          | 1/0              |  |
| H23          | 1/0              |  |
| J1           | NC               |  |
| J2           | I/O              |  |
| J3           | 1/0              |  |
| J4           | I/O              |  |
| J20          | 1/0              |  |
| J21          | 1/0              |  |
| J22          | I/O              |  |
| J23          | 1/0              |  |
| K1           | I/O              |  |
| K2           | I/O              |  |
| K3           | 1/0              |  |
| K4           | I/O              |  |
| K10          | GND              |  |
| K11          | GND              |  |
| K12          | GND              |  |
| K13          | GND              |  |
| 1/4 4        | CNID             |  |

K14

GND

| 329-Pin PBGA |                  |  |
|--------------|------------------|--|
| Pin A54SX32  |                  |  |
| Number       | Function         |  |
| K20          | 1/0              |  |
| K21          | 1/0              |  |
| K22          | I/O              |  |
| K23          | I/O              |  |
| L1           | I/O              |  |
| L2           | I/O              |  |
| L3           | I/O              |  |
| L4           | $V_{CCR}$        |  |
| L10          | GND              |  |
| L11          | GND              |  |
| L12          | GND              |  |
| L13          | GND              |  |
| L14          | GND              |  |
| L20          | $V_{CCR}$        |  |
| L21          | 1/0              |  |
| L22          | I/O              |  |
| L23          | NC               |  |
| M1           | I/O              |  |
| M2           | I/O              |  |
| M3           | I/O              |  |
| M4           | $V_{CCA}$        |  |
| M10          | GND              |  |
| M11          | GND              |  |
| M12          | GND              |  |
| M13          | GND              |  |
| M14          | GND              |  |
| M20          | $V_{CCA}$        |  |
| M21          | I/O              |  |
| M22          | I/O              |  |
| M23          | V <sub>CCI</sub> |  |
| N1           | I/O              |  |
| N2           | I/O              |  |
| N3           | 1/0              |  |
| N4           | 1/0              |  |
| N10          | GND              |  |

| 329-Pin PBGA  |                     |  |
|---------------|---------------------|--|
| Pin<br>Number | A54SX32<br>Function |  |
| N11           | GND                 |  |
| N12           | GND                 |  |
| N13           | GND                 |  |
| N14           | GND                 |  |
| N20           | NC                  |  |
| N21           | I/O                 |  |
| N22           | I/O                 |  |
| N23           | I/O                 |  |
| P1            | I/O                 |  |
| P2            | I/O                 |  |
| Р3            | I/O                 |  |
| P4            | I/O                 |  |
| P10           | GND                 |  |
| P11           | GND                 |  |
| P12           | GND                 |  |
| P13           | GND                 |  |
| P14           | GND                 |  |
| P20           | 1/0                 |  |
| P21           | 1/0                 |  |
| P22           | I/O                 |  |
| P23           | I/O                 |  |
| R1            | I/O                 |  |
| R2            | I/O                 |  |
| R3            | 1/0                 |  |
| R4            | I/O                 |  |
| R20           | I/O                 |  |
| R21           | I/O                 |  |
| R22           | I/O                 |  |
| R23           | I/O                 |  |
| T1            | I/O                 |  |
| T2            | I/O                 |  |
| T3            | I/O                 |  |
| T4            | I/O                 |  |
| T20           | I/O                 |  |
| T21           | I/O                 |  |

# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

#### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

| 144-Pin FBGA  |                     |  |
|---------------|---------------------|--|
| Pin<br>Number | A54SX08<br>Function |  |
| A1            | I/O                 |  |
| A2            | I/O                 |  |
| А3            | I/O                 |  |
| A4            | I/O                 |  |
| A5            | $V_{CCA}$           |  |
| A6            | GND                 |  |
| A7            | CLKA                |  |
| A8            | I/O                 |  |
| A9            | I/O                 |  |
| A10           | I/O                 |  |
| A11           | I/O                 |  |
| A12           | I/O                 |  |
| B1            | I/O                 |  |
| B2            | GND                 |  |
| B3            | I/O                 |  |
| B4            | I/O                 |  |
| B5            | I/O                 |  |
| В6            | I/O                 |  |
| В7            | CLKB                |  |
| B8            | 1/0                 |  |
| В9            | I/O                 |  |
| B10           | I/O                 |  |
| B11           | GND                 |  |
| B12           | 1/0                 |  |
| C1            | I/O                 |  |
| C2            | I/O                 |  |
| C3            | TCK, I/O            |  |
| C4            | I/O                 |  |
| C5            | I/O                 |  |
| C6            | PRA, I/O            |  |
| C7            | I/O                 |  |
| C8            | I/O                 |  |
| C9            | I/O                 |  |
| C10           | I/O                 |  |
| C11           | I/O                 |  |
| C12           | I/O                 |  |
| CIZ           | 1/0                 |  |

| 144-Pin FBGA  |                     |  |
|---------------|---------------------|--|
| Pin<br>Number | A54SX08<br>Function |  |
| D1            | 1/0                 |  |
| D2            | V <sub>CCI</sub>    |  |
| D3            | TDI, I/O            |  |
| D4            | I/O                 |  |
| D5            | I/O                 |  |
| D6            | I/O                 |  |
| D7            | I/O                 |  |
| D8            | I/O                 |  |
| D9            | I/O                 |  |
| D10           | I/O                 |  |
| D11           | I/O                 |  |
| D12           | 1/0                 |  |
| E1            | I/O                 |  |
| E2            | 1/0                 |  |
| E3            | I/O                 |  |
| E4            | I/O                 |  |
| E5            | TMS                 |  |
| E6            | V <sub>CCI</sub>    |  |
| E7            | V <sub>CCI</sub>    |  |
| E8            | V <sub>CCI</sub>    |  |
| E9            | V <sub>CCA</sub>    |  |
| E10           | 1/0                 |  |
| E11           | GND                 |  |
| E12           | I/O                 |  |
| F1            | I/O                 |  |
| F2            | 1/0                 |  |
| F3            | $V_{CCR}$           |  |
| F4            | I/O                 |  |
| F5            | GND                 |  |
| F6            | GND                 |  |
| F7            | GND                 |  |
| F8            | V <sub>CCI</sub>    |  |
| F9            | I/O                 |  |
| F10           | GND                 |  |
| F11           | I/O                 |  |
| F12           | I/O                 |  |
|               | •                   |  |

| 144-Pin FBGA  |  |  |
|---------------|--|--|
| Pin<br>Number | A54SX08<br>Function                                      |  |
| G1            | I/O  |  |
| G2            | GND  |  |
| G3            | I/O  |  |
| G4            | I/O  |  |
| G5            | GND  |  |
| G6            | GND  |  |
| G7            | GND  |  |
| G8            | V <sub>CCI</sub>   |  |
| G9            | I/O  |  |
| G10           | I/O  |  |
| G11           | I/O  |  |
| G12           | I/O  |  |
| H1            | I/O  |  |
| H2            | I/O  |  |
| Н3            | I/O  |  |
| H4            | I/O  |  |
| H5            | $V_{CCA}$  |  |
| H6            | $V_{CCA}$  |  |
| H7            | V <sub>CCA</sub><br>V <sub>CCA</sub><br>V <sub>CCI</sub> |  |
| Н8            | V <sub>CCI</sub>   |  |
| Н9            | $V_{CCA}$  |  |
| H10           | 1/0  |  |
| H11           | 1/0  |  |
| H12           | $V_{CCR}$  |  |
| J1            | 1/0  |  |
| J2            | 1/0  |  |
| J3            | 1/0  |  |
| J4            | 1/0  |  |
| J5            | 1/0  |  |
| J6            | PRB, I/O   |  |
| J7            | I/O  |  |
| J8            | I/O  |  |
| J9            | I/O  |  |
| J10           | I/O  |  |
| J11           | I/O  |  |
| J12           | $V_{CCA}$  |  |

| 144-Pin FBGA  |                     |  |
|---------------|---------------------|--|
| Pin<br>Number | A54SX08<br>Function |  |
| K1            | I/O                 |  |
| K2            | I/O                 |  |
| K3            | I/O                 |  |
| K4            | I/O                 |  |
| K5            | I/O                 |  |
| K6            | I/O                 |  |
| K7            | GND                 |  |
| K8            | I/O                 |  |
| К9            | I/O                 |  |
| K10           | GND                 |  |
| K11           | I/O                 |  |
| K12           | I/O                 |  |
| L1            | GND                 |  |
| L2            | I/O                 |  |
| L3            | I/O                 |  |
| L4            | I/O                 |  |
| L5            | I/O                 |  |
| L6            | I/O                 |  |
| L7            | HCLK                |  |
| L8            | I/O                 |  |
| L9            | I/O                 |  |
| L10           | 1/0                 |  |
| L11           | 1/0                 |  |
| L12           | I/O                 |  |
| M1            | I/O                 |  |
| M2            | 1/0                 |  |
| M3            | I/O                 |  |
| M4            | I/O                 |  |
| M5            | 1/0                 |  |
| M6            | 1/0                 |  |
| M7            | $V_{CCA}$           |  |
| M8            | I/O                 |  |
| M9            | I/O                 |  |
| M10           | I/O                 |  |
| M11           | TDO, I/O            |  |
| M12           | I/O                 |  |

2-24 v3.2