



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


#### Details

Details	
Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	175
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-1pqg208i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Ordering Information**



## **Plastic Device Resources**

	User I/Os (including clock buffers)										
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin			
A54SX08	69	81	130	113	128	-	_	111			
A54SX16	-	81	175	-	147	-	-	-			
A54SX16P	-	81	175	113	147	-	-	-			
A54SX32	_	_	174	113	147	249	249	-			

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# **SX Family Architecture**

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

## **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

## Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

### **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.





Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



*Figure 1-6* • **DirectConnect and FastConnect for Type 2 SuperClusters** 



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

## **Other Architectural Features**

## Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

### Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

## I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Dentes		V	V		Maniana Outrat Daire
Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

### Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	–55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

**Note:** \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

### Table 1-5Electrical Specifications

		Comme	ercial	Indus	Industrial		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
V <sub>OH</sub>	$(I_{OH} = -20 \ \mu A) \ (CMOS)$ $(I_{OH} = -8 \ mA) \ (TTL)$	(V <sub>CCI</sub> – 0.1) 2.4	V <sub>CCI</sub> V <sub>CCI</sub>	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	V	
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	V <sub>CCI</sub>		
V <sub>OL</sub>	(I <sub>OL</sub> = 20 μA) (CMOS)		0.10			V	
	$(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$		0.50				
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50		
V <sub>IL</sub>			0.8		0.8	V	
V <sub>IH</sub>		2.0		2.0		V	
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns	
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF	
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA	
I <sub>CC(D)</sub>	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See "	'Evaluating F	ower in SX Device	es" on page 1	-16.	

# A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V <sub>OUT</sub> - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^{3}$		-142	mA
I <sub>OL(AC)</sub>	Switching Current High	$V_{OUT} \ge 2.2^{1}$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V <sub>OUT</sub> /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^{3}$		206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

### Table 1-7 A54SX16P AC Specifications for (PCI Operation)

### Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.







Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.



## Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device


 $I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$ for V<sub>CC</sub> > V<sub>OUT</sub> > 3.1 V  $I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$  for 0 V < V\_{OUT} < 0.71 V


EQ 1-1

EQ 1-2



# **SX Timing Model**





## Figure 1-12 • SX Timing Model

### **Hardwired Clock**

External Setup =  $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$
  
= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16

### **Routed Clock**

	External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns	
EQ 1-15		EQ 1-17
	Clock-to-Out (Pin-to-Pin)	
	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$	
	= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns	
EO 1-16		EQ 1-18

## A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' \$	5peed	'-1' :	5peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
<b>R-Cell Timir</b>	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	put Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.



# Package Pin Assignments

## 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

	Actel	
54SX Fa	mily FPGAs	

	208-Pi	n PQFP		208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
73	NC	I/O	I/O	109	I/O	I/O	I/O			
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	NC	I/O	I/O	111	I/O	I/O	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O	112	I/O	I/O	I/O			
77	GND	GND	GND	113	I/O	I/O	I/O			
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
79	GND	GND	GND	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
80	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	116	NC	I/O	I/O			
81	I/O	I/O	I/O	117	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	NC	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	NC	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	NC	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	NC	I/O	I/O	124	I/O	I/O	I/O			
89	I/O	I/O	I/O	125	NC	I/O	I/O			
90	I/O	I/O	I/O	126	I/O	I/O	I/O			
91	NC	I/O	I/O	127	I/O	I/O	I/O			
92	I/O	I/O	I/O	128	I/O	I/O	I/O			
93	I/O	I/O	I/O	129	GND	GND	GND			
94	NC	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
95	I/O	I/O	I/O	131	GND	GND	GND			
96	I/O	I/O	I/O	132	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
97	NC	I/O	I/O	133	I/O	I/O	I/O			
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	134	I/O	I/O	I/O			
99	I/O	I/O	I/O	135	NC	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	I/O	I/O	I/O	137	I/O	I/O	I/O			
102	I/O	I/O	I/O	138	NC	I/O	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	I/O	I/O	I/O			
105	GND	GND	GND	141	NC	I/O	I/O			
106	NC	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	NC	I/O	I/O			
108	NC	I/O	I/O	144	I/O	I/O	I/O			

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

	208-Pi	n PQFP		208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
145	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	181	CLKB	CLKB	CLKB			
146	GND	GND	GND	182	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
147	I/O	I/O	I/O	183	GND	GND	GND			
148	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	184	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
149	I/O	I/O	I/O	185	GND	GND	GND			
150	I/O	I/O	I/O	186	PRA, I/O	PRA, I/O	PRA, I/O			
151	I/O	I/O	I/O	187	I/O	I/O	I/O			
152	I/O	I/O	I/O	188	I/O	I/O	I/O			
153	I/O	I/O	I/O	189	NC	I/O	I/O			
154	I/O	I/O	I/O	190	I/O	I/O	I/O			
155	NC	I/O	I/O	191	I/O	I/O	I/O			
156	NC	I/O	I/O	192	NC	I/O	I/O			
157	GND	GND	GND	193	I/O	I/O	I/O			
158	I/O	I/O	I/O	194	I/O	I/O	I/O			
159	I/O	I/O	I/O	195	NC	I/O	I/O			
160	I/O	I/O	I/O	196	I/O	I/O	I/O			
161	I/O	I/O	I/O	197	I/O	I/O	I/O			
162	I/O	I/O	I/O	198	NC	I/O	I/O			
163	I/O	I/O	I/O	199	I/O	I/O	I/O			
164	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	200	I/O	I/O	I/O			
165	I/O	I/O	I/O	201	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
166	I/O	I/O	I/O	202	NC	I/O	I/O			
167	NC	I/O	I/O	203	NC	I/O	I/O			
168	I/O	I/O	I/O	204	I/O	I/O	I/O			
169	I/O	I/O	I/O	205	NC	I/O	I/O			
170	NC	I/O	I/O	206	I/O	I/O	I/O			
171	I/O	I/O	I/O	207	I/O	I/O	I/O			
172	I/O	I/O	Ι/O	208	TCK, I/O	TCK, I/O	TCK, I/O			
173	NC	I/O	I/O	·		•				
174	I/O	I/O	I/O							
175	I/O	I/O	Ι/O							
176	NC	I/O	I/O							
177	I/O	I/O	I/O							
178	I/O	I/O	I/O							
179	I/O	I/O	I/O							
180	CLKA	CLKA	CLKA							

Note: \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

	144-Pi	n TQFP		144-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	
1	GND	GND	GND	37	I/O	I/O	I/O	
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O	
3	I/O	I/O	I/O	39	I/O	I/O	I/O	
4	I/O	I/O	I/O	40	I/O	I/O	I/O	
5	I/O	I/O	I/O	41	I/O	I/O	I/O	
6	I/O	I/O	I/O	42	I/O	I/O	I/O	
7	I/O	I/O	I/O	43	I/O	I/O	I/O	
8	I/O	I/O	I/O	44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
9	TMS	TMS	TMS	45	I/O	I/O	I/O	
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	46	I/O	I/O	I/O	
11	GND	GND	GND	47	I/O	I/O	I/O	
12	I/O	I/O	I/O	48	I/O	I/O	I/O	
13	I/O	I/O	I/O	49	I/O	I/O	I/O	
14	I/O	I/O	I/O	50	I/O	I/O	I/O	
15	I/O	I/O	I/O	51	I/O	I/O	I/O	
16	I/O	I/O	I/O	52	I/O	I/O	I/O	
17	I/O	I/O	I/O	53	I/O	I/O	I/O	
18	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O	
19	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	55	I/O	I/O	I/O	
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
21	I/O	I/O	I/O	57	GND	GND	GND	
22	I/O	I/O	I/O	58	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	
23	I/O	I/O	I/O	59	I/O	I/O	I/O	
24	I/O	I/O	I/O	60	HCLK	HCLK	HCLK	
25	I/O	I/O	I/O	61	I/O	I/O	I/O	
26	I/O	I/O	I/O	62	I/O	I/O	I/O	
27	I/O	I/O	I/O	63	I/O	I/O	I/O	
28	GND	GND	GND	64	I/O	I/O	I/O	
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	65	I/O	I/O	I/O	
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	66	I/O	I/O	I/O	
31	I/O	I/O	I/O	67	I/O	I/O	I/O	
32	I/O	I/O	I/O	68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
33	I/O	I/O	I/O	69	ΙΟ	I/O	I/O	
34	I/O	I/O	I/O	70	I/O	I/O	I/O	
35	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O	
36	GND	GND	GND	72	I/O	I/O	I/O	



	176-Pi	n TQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
33	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
34	I/O	I/O	I/O

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
35	I/O	I/O	I/O			
36	36 I/O		I/O			
37	I/O	I/O	I/O			
38	I/O	I/O	I/O			
39	I/O	I/O	I/O			
40	NC	I/O	I/O			
41	I/O	I/O	I/O			
42	NC	I/O	I/O			
43	I/O	I/O	I/O			
44	GND	GND	GND			
45	I/O	I/O	I/O			
46	I/O	I/O	I/O			
47	I/O	I/O	I/O			
48	I/O	I/O	I/O			
49	I/O	I/O	I/O			
50	I/O	I/O	I/O			
51	I/O	I/O	I/O			
52	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
53	I/O	I/O	I/O			
54	NC	I/O	I/O			
55	I/O	I/O	I/O			
56	I/O	I/O	I/O			
57	NC	I/O	I/O			
58	I/O	I/O	I/O			
59	I/O	I/O	I/O			
60	I/O	I/O	I/O			
61	I/O	I/O	I/O			
62	I/O	I/O	I/O			
63	I/O	I/O	I/O			
64	PRB, I/O	PRB, I/O	PRB, I/O			
65	GND	GND	GND			
66	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
67	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
68	I/O	I/O	I/O			



313-Pin PBGA		313-Pi	n PBGA	313-Pin PBGA 31		313-Pi	813-Pin PBGA	
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AC5	I/O	B10	I/O	E15	I/O	
A3	NC	AC7	I/O	B12	I/O	E17	I/O	
A5	I/O	AC9	I/O	B14	I/O	E19	I/O	
A7	I/O	AC11	I/O	B16	I/O	E21	I/O	
A9	I/O	AC13	V <sub>CCR</sub>	B18	I/O	E23	I/O	
A11	I/O	AC15	I/O	B20	I/O	E25	I/O	
A13	V <sub>CCR</sub>	AC17	I/O	B22	I/O	F2	I/O	
A15	I/O	AC19	I/O	B24	I/O	F4	I/O	
A17	I/O	AC21	I/O	C1	TDI, I/O	F6	NC	
A19	I/O	AC23	I/O	C3	I/O	F8	I/O	
A21	I/O	AC25	NC	C5	NC	F10	NC	
A23	NC	AD2	GND	С7	I/O	F12	I/O	
A25	GND	AD4	I/O	С9	I/O	F14	I/O	
AA1	I/O	AD6	V <sub>CCI</sub>	C11	I/O	F16	NC	
AA3	I/O	AD8	I/O	C13	V <sub>CCI</sub>	F18	I/O	
AA5	NC	AD10	I/O	C15	I/O	F20	I/O	
AA7	I/O	AD12	PRB, I/O	C17	I/O	F22	I/O	
AA9	NC	AD14	I/O	C19	V <sub>CCI</sub>	F24	I/O	
AA11	I/O	AD16	I/O	C21	I/O	G1	I/O	
AA13	I/O	AD18	I/O	C23	I/O	G3	TMS	
AA15	I/O	AD20	I/O	C25	NC	G5	I/O	
AA17	I/O	AD22	NC	D2	I/O	G7	I/O	
AA19	I/O	AD24	I/O	D4	NC	G9	V <sub>CCI</sub>	
AA21	I/O	AE1	NC	D6	I/O	G11	I/O	
AA23	NC	AE3	I/O	D8	I/O	G13	CLKB	
AA25	I/O	AE5	I/O	D10	I/O	G15	I/O	
AB2	NC	AE7	I/O	D12	I/O	G17	I/O	
AB4	NC	AE9	I/O	D14	I/O	G19	I/O	
AB6	I/O	AE11	I/O	D16	I/O	G21	I/O	
AB8	I/O	AE13	V <sub>CCA</sub>	D18	I/O	G23	I/O	
AB10	I/O	AE15	I/O	D20	I/O	G25	I/O	
AB12	I/O	AE17	I/O	D22	I/O	H2	I/O	
AB14	I/O	AE19	I/O	D24	NC	H4	I/O	
AB16	I/O	AE21	I/O	E1	I/O	H6	I/O	
AB18	V <sub>CCI</sub>	AE23	TDO, I/O	E3	NC	H8	I/O	
AB20	NC	AE25	GND	E5	I/O	H10	I/O	
AB22	I/O	B2	TCK, I/O	E7	I/O	H12	PRA, I/O	
AB24	I/O	B4	I/O	E9	I/O	H14	I/O	
AC1	I/O	B6	I/O	E11	I/O	H16	I/O	
AC3	I/O	B8	I/O	E13	V <sub>CCA</sub>	H18	NC	



329-Pin PBGA		329-Pin PBGA		329-Pi	329-Pin PBGA		329-Pin PBGA	
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
D3	I/O	F22	I/O	K20	I/O	N11	GND	
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND	
D5	I/O	G1	I/O	K22	I/O	N13	GND	
D6	I/O	G2	I/O	K23	I/O	N14	GND	
D7	I/O	G3	I/O	L1	I/O	N20	NC	
D8	I/O	G4	I/O	L2	I/O	N21	I/O	
D9	I/O	G20	I/O	L3	I/O	N22	I/O	
D10	I/O	G21	I/O	L4	V <sub>CCR</sub>	N23	I/O	
D11	V <sub>CCA</sub>	G22	I/O	L10	GND	P1	I/O	
D12	V <sub>CCR</sub>	G23	GND	L11	GND	P2	I/O	
D13	I/O	H1	I/O	L12	GND	Р3	I/O	
D14	I/O	H2	I/O	L13	GND	P4	I/O	
D15	I/O	H3	I/O	L14	GND	P10	GND	
D16	I/O	H4	I/O	L20	V <sub>CCR</sub>	P11	GND	
D17	I/O	H20	V <sub>CCA</sub>	L21	I/O	P12	GND	
D18	I/O	H21	I/O	L22	I/O	P13	GND	
D19	I/O	H22	I/O	L23	NC	P14	GND	
D20	I/O	H23	I/O	M1	I/O	P20	I/O	
D21	I/O	J1	NC	M2	I/O	P21	I/O	
D22	I/O	J2	I/O	M3	I/O	P22	I/O	
D23	I/O	J3	I/O	M4	V <sub>CCA</sub>	P23	I/O	
E1	V <sub>CCI</sub>	J4	I/O	M10	GND	R1	I/O	
E2	I/O	J20	I/O	M11	GND	R2	I/O	
E3	I/O	J21	I/O	M12	GND	R3	I/O	
E4	I/O	J22	I/O	M13	GND	R4	I/O	
E20	I/O	J23	I/O	M14	GND	R20	I/O	
E21	I/O	K1	I/O	M20	V <sub>CCA</sub>	R21	I/O	
E22	I/O	K2	I/O	M21	I/O	R22	I/O	
E23	I/O	К3	I/O	M22	I/O	R23	I/O	
F1	I/O	K4	I/O	M23	V <sub>CCI</sub>	T1	I/O	
F2	TMS	K10	GND	N1	I/O	T2	I/O	
F3	I/O	K11	GND	N2	I/O	T3	I/O	
F4	I/O	K12	GND	N3	I/O	T4	I/O	
F20	I/O	K13	GND	N4	I/O	T20	I/O	
F21	I/O	K14	GND	N10	GND	T21	I/O	



# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

### **Actel Corporation**

### Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

## Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488