

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Details	
Product Status	Active
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	81
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-TQFP
Supplier Device Package	100-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-1vqg100

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

	User I/Os (including clock buffers)									
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin		
A54SX08	69	81	130	113	128	-	-	111		
A54SX16	-	81	175	-	147	-	-	-		
A54SX16P	-	81	175	113	147	-	-	-		
A54SX32	_	_	174	113	147	249	249	-		

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • **DirectConnect and FastConnect for Type 2 SuperClusters**



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Denter		V	V		Maniana Outrat Daire
Device	V _{CCA}	V _{CCI}	V _{CCR}	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 •	Boundary Scan Pin Functionality
-------------	---------------------------------

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)				
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.				
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 $k\Omega$ on TMS.				

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence[®] Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.






Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions *Table 1-3* • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V _{CCA} ²	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
VI	Input Voltage	-0.5 to + 5.5	V
V _O Output Voltage		-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	-30 to + 5.0	mA
T _{STG}	Storage Temperature	–65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.



Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

 $I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$ for V_{CC} > V_{OUT} > 3.1 V $I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$ for 0 V < V_{OUT} < 0.71 V

EQ 1-1

EQ 1-2

Step 1: Define Terms Used in Formula

v

22

	V_{CCA}	3.3
Module		
Number of logic modules switching at f _m (Used 50%)	m	264
Average logic modules switching rate f _m (MHz) (Guidelines: f/10)	f _m	20
Module capacitance C _{EQM} (pF)	C _{EQM}	4.0
Input Buffer		
Number of input buffers switching at f _n	n	1
Average input switching rate f _n (MHz) (Guidelines: f/5)	f _n	40
Input buffer capacitance C _{EQI} (pF)	C _{EQI}	3.4
Output Buffer		
Number of output buffers switching at fp	р	1
Average output buffers switching rate f _p (MHz) (Guidelines: f/10)	f_p	20
Output buffers buffer capacitance C _{EQO} (pF)	C _{EQO}	4.7
Output Load capacitance C _L (pF)	CL	35
RCLKA		
Number of Clock loads q ₁	q ₁	528
Capacitance of routed array clock (pF)	C _{EQCR}	1.6
Average clock rate (MHz)	f _{q1}	200
Fixed capacitance (pF)	r ₁	138
RCLKB		
Number of Clock loads q ₂	q ₂	0
Capacitance of routed array clock (pF)	C _{EQCR}	1.6
Average clock rate (MHz)	f _{q2}	0
Fixed capacitance (pF)	r ₂	138
HCLK		
Number of Clock loads	s ₁	0
Variable capacitance of dedicated array clock (pF)	C _{EQHV}	0.61 5
Fixed capacitance of dedicated array clock (pF)	C _{EQHF}	96
Average clock rate (MHz)	f _{s1}	0

Step 2: Calculate Dynamic Power Consumption

$V_{CCA} \times V_{CCA}$	10.89
$m \times f_m \times C_{EQM}$	0.02112
$n \times f_n \times C_{EQI}$	0.000136
$p \times f_p \times (C_{EQO}+C_L)$	0.000794
$0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$	0.11208
$0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$	0
$0.5~(s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$	0
$P_{AC} = 1.461 \text{ W}$	

Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use $P_{DC} = (I_{standby}) \times V_{CCA}$. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$
$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$
$$P_{DC} = 0.001815 \text{ W}$$

Step 4: Calculate Total Power Consumption

 $P_{Total} = P_{AC} + P_{DC}$ $P_{Total} = 1.461 + 0.001815$ $P_{Total} = 1.4628$ W

Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	5peed	'-2' Speed		'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{RD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

(Worst-Case Commercial Conditions,	$V_{CCR} = 4.75 V, V_{CC}$	$C_A, V_{CCI} = 3.0 \text{ V}, \text{ T}_J = 70^{\circ}\text{C}$
------------------------------------	----------------------------	--

		'-3' :	Speed	'–2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

	208-Pi	n PQFP		208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
1	GND	GND	GND	37	I/O	I/O	I/O		
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O		
3	I/O	I/O	I/O	39	NC	I/O	I/O		
4	NC	I/O	I/O	40	V _{CCI}	V _{CCI}	V _{CCI}		
5	I/O	I/O	I/O	41	V _{CCA}	V _{CCA}	V _{CCA}		
6	NC	I/O	I/O	42	I/O	I/O	I/O		
7	I/O	I/O	I/O	43	I/O	I/O	I/O		
8	I/O	I/O	I/O	44	I/O	I/O	I/O		
9	I/O	I/O	I/O	45	I/O	I/O	I/O		
10	I/O	I/O	I/O	46	I/O	I/O	I/O		
11	TMS	TMS	TMS	47	I/O	I/O	I/O		
12	V _{CCI}	V _{CCI}	V _{CCI}	48	NC	I/O	I/O		
13	I/O	I/O	I/O	49	I/O	I/O	I/O		
14	NC	I/O	I/O	50	NC	I/O	I/O		
15	I/O	I/O	I/O	51	I/O	I/O	I/O		
16	I/O	I/O	I/O	52	GND	GND	GND		
17	NC	I/O	I/O	53	I/O	I/O	I/O		
18	I/O	I/O	I/O	54	I/O	I/O	I/O		
19	I/O	I/O	I/O	55	I/O	I/O	I/O		
20	NC	I/O	I/O	56	I/O	I/O	I/O		
21	I/O	I/O	I/O	57	I/O	I/O	I/O		
22	I/O	I/O	I/O	58	I/O	I/O	I/O		
23	NC	I/O	I/O	59	I/O	I/O	I/O		
24	I/O	I/O	I/O	60	V _{CCI}	V _{CCI}	V _{CCI}		
25	V _{CCR}	V _{CCR}	V _{CCR}	61	NC	I/O	I/O		
26	GND	GND	GND	62	I/O	I/O	I/O		
27	V _{CCA}	V _{CCA}	V _{CCA}	63	I/O	I/O	I/O		
28	GND	GND	GND	64	NC	I/O	I/O		
29	I/O	I/O	I/O	65*	I/O	I/O	NC*		
30	I/O	I/O	I/O	66	I/O	I/O	I/O		
31	NC	I/O	I/O	67	NC	I/O	I/O		
32	I/O	I/O	I/O	68	I/O	I/O	I/O		
33	I/O	I/O	I/O	69	I/O	I/O	I/O		
34	I/O	I/O	I/O	70	NC	I/O	I/O		
35	NC	I/O	I/O	71	I/O	I/O	I/O		
36	I/O	I/O	I/O	72	I/O	I/O	I/O		

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

	A	cte	el °
54SX Fa	mily I	FPGAs	

	208-Pi	n PQFP		208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
73	NC	I/O	I/O	109	I/O	I/O	I/O		
74	I/O	I/O	I/O	110	I/O	I/O	I/O		
75	NC	I/O	I/O	111	I/O	I/O	I/O		
76	PRB, I/O	PRB, I/O	PRB, I/O	112	I/O	I/O	I/O		
77	GND	GND	GND	113	I/O	I/O	I/O		
78	V _{CCA}	V _{CCA}	V _{CCA}	114	V _{CCA}	V _{CCA}	V _{CCA}		
79	GND	GND	GND	115	V _{CCI}	V _{CCI}	V _{CCI}		
80	V _{CCR}	V _{CCR}	V _{CCR}	116	NC	I/O	I/O		
81	I/O	I/O	I/O	117	I/O	I/O	I/O		
82	HCLK	HCLK	HCLK	118	I/O	I/O	I/O		
83	I/O	I/O	I/O	119	NC	I/O	I/O		
84	I/O	I/O	I/O	120	I/O	I/O	I/O		
85	NC	I/O	I/O	121	I/O	I/O	I/O		
86	I/O	I/O	I/O	122	NC	I/O	I/O		
87	I/O	I/O	I/O	123	I/O	I/O	I/O		
88	NC	I/O	I/O	124	I/O	I/O	I/O		
89	I/O	I/O	I/O	125	NC	I/O	I/O		
90	I/O	I/O	I/O	126	I/O	I/O	I/O		
91	NC	I/O	I/O	127	I/O	I/O	I/O		
92	I/O	I/O	I/O	128	I/O	I/O	I/O		
93	I/O	I/O	I/O	129	GND	GND	GND		
94	NC	I/O	I/O	130	V _{CCA}	V _{CCA}	V _{CCA}		
95	I/O	I/O	I/O	131	GND	GND	GND		
96	I/O	I/O	I/O	132	V _{CCR}	V _{CCR}	V _{CCR}		
97	NC	I/O	I/O	133	I/O	I/O	I/O		
98	V _{CCI}	V _{CCI}	V _{CCI}	134	I/O	I/O	I/O		
99	I/O	I/O	I/O	135	NC	I/O	I/O		
100	I/O	I/O	I/O	136	I/O	I/O	I/O		
101	I/O	I/O	I/O	137	I/O	I/O	I/O		
102	I/O	I/O	I/O	138	NC	I/O	I/O		
103	TDO, I/O	TDO, I/O	TDO, I/O	139	I/O	I/O	I/O		
104	I/O	I/O	I/O	140	I/O	I/O	I/O		
105	GND	GND	GND	141	NC	I/O	I/O		
106	NC	I/O	I/O	142	I/O	I/O	I/O		
107	I/O	I/O	I/O	143	NC	I/O	I/O		
108	NC	I/O	I/O	144	I/O	I/O	I/O		

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).



144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



	144-Pi	n TQFP		144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
73	GND	GND	GND	109	GND	GND	GND		
74	I/O	I/O	I/O	110	I/O	I/O	I/O		
75	I/O	I/O	I/O	111	I/O	I/O	I/O		
76	I/O	I/O	I/O	112	I/O	I/O	I/O		
77	I/O	I/O	I/O	113	I/O	I/O	I/O		
78	I/O	I/O	I/O	114	I/O	I/O	I/O		
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}		
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O		
81	GND	GND	GND	117	I/O	I/O	I/O		
82	I/O	I/O	I/O	118	I/O	I/O	I/O		
83	I/O	I/O	I/O	119	I/O	I/O	I/O		
84	I/O	I/O	I/O	120	I/O	I/O	I/O		
85	I/O	I/O	I/O	121	I/O	I/O	I/O		
86	I/O	I/O	I/O	122	I/O	I/O	I/O		
87	I/O	I/O	I/O	123	I/O	I/O	I/O		
88	I/O	I/O	I/O	124	I/O	I/O	I/O		
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA		
90	V _{CCR}	V _{CCR}	V _{CCR}	126	CLKB	CLKB	CLKB		
91	I/O	I/O	I/O	127	V _{CCR}	V _{CCR}	V _{CCR}		
92	I/O	I/O	I/O	128	GND	GND	GND		
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}		
94	I/O	I/O	I/O	130	I/O	I/O	I/O		
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O		
96	I/O	I/O	I/O	132	I/O	I/O	I/O		
97	I/O	I/O	I/O	133	I/O	I/O	I/O		
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O		
99	GND	GND	GND	135	I/O	I/O	I/O		
100	I/O	I/O	I/O	136	I/O	I/O	I/O		
101	GND	GND	GND	137	I/O	I/O	I/O		
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O		
103	I/O	I/O	I/O	139	I/O	I/O	I/O		
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}		
105	I/O	I/O	I/O	141	I/O	I/O	I/O		
106	I/O	I/O	I/O	142	I/O	I/O	I/O		
107	I/O	I/O	I/O	143	I/O	I/O	I/O		
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O		



	176-Pi	n TQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V _{CCI}	V _{CCI}	V _{CCI}
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V _{CCA}	V _{CCA}	V _{CCA}
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCI}	V _{CCI}	V _{CCI}
33	V _{CCA}	V _{CCA}	V _{CCA}
34	I/O	I/O	I/O

176-Pin TQFP									
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function						
35	I/O	I/O	I/O						
36	I/O	I/O	I/O						
37	I/O	I/O	I/O						
38	I/O	I/O	I/O						
39	I/O	I/O	I/O						
40	NC	I/O	I/O						
41	I/O	I/O	I/O						
42	NC	I/O	I/O						
43	I/O	I/O	I/O						
44	GND	GND	GND						
45	I/O	I/O	I/O						
46	I/O	I/O	I/O						
47	I/O	I/O	I/O						
48	I/O	I/O	I/O						
49	I/O	I/O	I/O						
50	I/O	I/O	I/O						
51	I/O	I/O	I/O						
52	V _{CCI}	V _{CCI}	V _{CCI}						
53	I/O	I/O	I/O						
54	NC	I/O	I/O						
55	I/O	I/O	I/O						
56	I/O	I/O	I/O						
57	NC	I/O	I/O						
58	I/O	I/O	I/O						
59	I/O	I/O	I/O						
60	I/O	I/O	I/O						
61	I/O	I/O	I/O						
62	I/O	I/O	I/O						
63	I/O	I/O	I/O						
64	PRB, I/O	PRB, I/O	PRB, I/O						
65	GND	GND	GND						
66	V _{CCA}	V _{CCA}	V _{CCA}						
67	V _{CCR}	V _{CCR}	V _{CCR}						
68	I/O	I/O	I/O						

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



313-Pin PBGA		313-Pin PBGA		313-Pi	n PBGA	313-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AC5	I/O	B10	I/O	E15	I/O	
A3	NC	AC7	I/O	B12	I/O	E17	I/O	
A5	I/O	AC9	I/O	B14	I/O	E19	I/O	
A7	I/O	AC11	I/O	B16	I/O	E21	I/O	
A9	I/O	AC13	V _{CCR}	B18	I/O	E23	I/O	
A11	I/O	AC15	I/O	B20	I/O	E25	I/O	
A13	V _{CCR}	AC17	I/O	B22	I/O	F2	I/O	
A15	I/O	AC19	I/O	B24	I/O	F4	I/O	
A17	I/O	AC21	I/O	C1	TDI, I/O	F6	NC	
A19	I/O	AC23	I/O	C3	I/O	F8	I/O	
A21	I/O	AC25	NC	C5	NC	F10	NC	
A23	NC	AD2	GND	С7	I/O	F12	I/O	
A25	GND	AD4	I/O	С9	I/O	F14	I/O	
AA1	I/O	AD6	V _{CCI}	C11	I/O	F16	NC	
AA3	I/O	AD8	I/O	C13	V _{CCI}	F18	I/O	
AA5	NC	AD10	I/O	C15	I/O	F20	I/O	
AA7	I/O	AD12	PRB, I/O	C17	I/O	F22	I/O	
AA9	NC	AD14	I/O	C19	V _{CCI}	F24	I/O	
AA11	I/O	AD16	I/O	C21	I/O	G1	I/O	
AA13	I/O	AD18	I/O	C23	I/O	G3	TMS	
AA15	I/O	AD20	I/O	C25	NC	G5	I/O	
AA17	I/O	AD22	NC	D2	I/O	G7	I/O	
AA19	I/O	AD24	I/O	D4	NC	G9	V _{CCI}	
AA21	I/O	AE1	NC	D6	I/O	G11	I/O	
AA23	NC	AE3	I/O	D8	I/O	G13	CLKB	
AA25	I/O	AE5	I/O	D10	I/O	G15	I/O	
AB2	NC	AE7	I/O	D12	I/O	G17	I/O	
AB4	NC	AE9	I/O	D14	I/O	G19	I/O	
AB6	I/O	AE11	I/O	D16	I/O	G21	I/O	
AB8	I/O	AE13	V _{CCA}	D18	I/O	G23	I/O	
AB10	I/O	AE15	I/O	D20	I/O	G25	I/O	
AB12	I/O	AE17	I/O	D22	I/O	H2	I/O	
AB14	I/O	AE19	I/O	D24	NC	H4	I/O	
AB16	I/O	AE21	I/O	E1	I/O	H6	I/O	
AB18	V _{CCI}	AE23	TDO, I/O	E3	NC	H8	I/O	
AB20	NC	AE25	GND	E5	I/O	H10	I/O	
AB22	I/O	B2	TCK, I/O	E7	I/O	H12	PRA, I/O	
AB24	I/O	B4	I/O	E9	I/O	H14	I/O	
AC1	I/O	B6	I/O	E11	I/O	H16	I/O	
AC3	I/O	B8	I/O	E13	V _{CCA}	H18	NC	

329-Pin PBGA		329-Pin PBGA		329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AA13	I/O	AC2	V _{CCI}	B14	I/O	
A2	GND	AA14	I/O	AC3	NC	B15	I/O	
A3	V _{CCI}	AA15	I/O	AC4	I/O	B16	I/O	
A4	NC	AA16	I/O	AC5	I/O	B17	I/O	
A5	I/O	AA17	I/O	AC6	I/O	B18	I/O	
A6	I/O	AA18	I/O	AC7	I/O	B19	I/O	
A7	V _{CCI}	AA19	I/O	AC8	I/O	B20	I/O	
A8	NC	AA20	TDO, I/O	AC9	V _{CCI}	B21	I/O	
A9	I/O	AA21	V _{CCI}	AC10	I/O	B22	GND	
A10	I/O	AA22	I/O	AC11	I/O	B23	V _{CCI}	
A11	I/O	AA23	V _{CCI}	AC12	I/O	C1	NC	
A12	I/O	AB1	I/O	AC13	I/O	C2	TDI, I/O	
A13	CLKB	AB2	GND	AC14	I/O	C3	GND	
A14	I/O	AB3	I/O	AC15	NC	C4	I/O	
A15	I/O	AB4	I/O	AC16	I/O	C5	I/O	
A16	I/O	AB5	I/O	AC17	I/O	C6	I/O	
A17	I/O	AB6	I/O	AC18	I/O	C7	I/O	
A18	I/O	AB7	I/O	AC19	I/O	C8	I/O	
A19	I/O	AB8	I/O	AC20	I/O	С9	I/O	
A20	I/O	AB9	I/O	AC21	NC	C10	I/O	
A21	NC	AB10	I/O	AC22	V _{CCI}	C11	I/O	
A22	V _{CCI}	AB11	PRB, I/O	AC23	GND	C12	I/O	
A23	GND	AB12	I/O	B1	V _{CCI}	C13	I/O	
AA1	V _{CCI}	AB13	HCLK	B2	GND	C14	I/O	
AA2	I/O	AB14	I/O	В3	I/O	C15	I/O	
AA3	GND	AB15	I/O	В4	I/O	C16	I/O	
AA4	I/O	AB16	I/O	B5	I/O	C17	I/O	
AA5	I/O	AB17	I/O	B6	I/O	C18	I/O	
AA6	I/O	AB18	I/O	В7	I/O	C19	I/O	
AA7	I/O	AB19	I/O	B8	I/O	C20	I/O	
AA8	I/O	AB20	I/O	В9	I/O	C21	V _{CCI}	
AA9	I/O	AB21	I/O	B10	I/O	C22	GND	
AA10	I/O	AB22	GND	B11	I/O	C23	NC	
AA11	I/O	AB23	I/O	B12	PRA, I/O	D1	I/O	
AA12	I/O	AC1	GND	B13	CLKA	D2	I/O	



329-Pin PBGA		329-Pin PBGA		329-Pi	n PBGA	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
D3	I/O	F22	I/O	K20	I/O	N11	GND	
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND	
D5	I/O	G1	I/O	K22	I/O	N13	GND	
D6	I/O	G2	I/O	K23	I/O	N14	GND	
D7	I/O	G3	I/O	L1	I/O	N20	NC	
D8	I/O	G4	I/O	L2	I/O	N21	I/O	
D9	I/O	G20	I/O	L3	I/O	N22	I/O	
D10	I/O	G21	I/O	L4	V _{CCR}	N23	I/O	
D11	V _{CCA}	G22	I/O	L10	GND	P1	I/O	
D12	V _{CCR}	G23	GND	L11	GND	P2	I/O	
D13	I/O	H1	I/O	L12	GND	Р3	I/O	
D14	I/O	H2	I/O	L13	GND	P4	I/O	
D15	I/O	H3	I/O	L14	GND	P10	GND	
D16	I/O	H4	I/O	L20	V _{CCR}	P11	GND	
D17	I/O	H20	V _{CCA}	L21	I/O	P12	GND	
D18	I/O	H21	I/O	L22	I/O	P13	GND	
D19	I/O	H22	I/O	L23	NC	P14	GND	
D20	I/O	H23	I/O	M1	I/O	P20	I/O	
D21	I/O	J1	NC	M2	I/O	P21	I/O	
D22	I/O	J2	I/O	M3	I/O	P22	I/O	
D23	I/O	J3	I/O	M4	V _{CCA}	P23	I/O	
E1	V _{CCI}	J4	I/O	M10	GND	R1	I/O	
E2	I/O	J20	I/O	M11	GND	R2	I/O	
E3	I/O	J21	I/O	M12	GND	R3	I/O	
E4	I/O	J22	I/O	M13	GND	R4	I/O	
E20	I/O	J23	I/O	M14	GND	R20	I/O	
E21	I/O	K1	I/O	M20	V _{CCA}	R21	I/O	
E22	I/O	K2	I/O	M21	I/O	R22	I/O	
E23	I/O	К3	I/O	M22	I/O	R23	I/O	
F1	I/O	K4	I/O	M23	V _{CCI}	T1	I/O	
F2	TMS	K10	GND	N1	I/O	T2	I/O	
F3	I/O	K11	GND	N2	I/O	T3	I/O	
F4	I/O	K12	GND	N3	I/O	T4	I/O	
F20	I/O	K13	GND	N4	I/O	T20	I/O	
F21	I/O	K14	GND	N10	GND	T21	I/O	