



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1452 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 175 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 208-BFQFP |
| Supplier Device Package | 208-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-2pq208 |

Table of Contents

SX Family FPGAs

| | |
|--|------|
| General Description | 1-1 |
| SX Family Architecture | 1-1 |
| Programming | 1-7 |
| 3.3 V / 5 V Operating Conditions | 1-7 |
| PCI Compliance for the SX Family | 1-9 |
| A54SX16P AC Specifications for (PCI Operation) | 1-10 |
| A54SX16P DC Specifications (3.3 V PCI Operation) | 1-12 |
| A54SX16P AC Specifications (3.3 V PCI Operation) | 1-13 |
| Power-Up Sequencing | 1-15 |
| Power-Down Sequencing | 1-15 |
| Evaluating Power in SX Devices | 1-16 |
| SX Timing Model | 1-21 |
| Timing Characteristics | 1-23 |

Package Pin Assignments

| | |
|--------------------|------|
| 84-Pin PLCC | 2-1 |
| 208-Pin PQFP | 2-3 |
| 144-Pin TQFP | 2-7 |
| 176-Pin TQFP | 2-10 |
| 100-Pin VQFP | 2-14 |
| 313-Pin PBGA | 2-16 |
| 329-Pin PBGA | 2-19 |
| 144-Pin FBGA | 2-23 |

Datasheet Information

| | |
|---|-----|
| List of Changes | 3-1 |
| Datasheet Categories | 3-1 |
| International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR) | 3-1 |




Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

1. Load the .AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

| Symbol | Parameter | Limits | Units |
|-------------|---|---------------|-------|
| V_{CCR}^2 | DC Supply Voltage ³ | -0.3 to + 6.0 | V |
| V_{CCA}^2 | DC Supply Voltage | -0.3 to + 4.0 | V |
| V_{CCI}^2 | DC Supply Voltage (A54SX08, A54SX16, A54SX32) | -0.3 to + 4.0 | V |
| V_{CCI}^2 | DC Supply Voltage (A54SX16P) | -0.3 to + 6.0 | V |
| V_I | Input Voltage | -0.5 to + 5.5 | V |
| V_O | Output Voltage | -0.5 to + 3.6 | V |
| I_{IO} | I/O Source Sink Current ³ | -30 to + 5.0 | mA |
| T_{STG} | Storage Temperature | -65 to +150 | °C |

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.
3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than $V_{CC} + 0.5$ V or less than $GND - 0.5$ V, the internal protection diodes will forward-bias and can draw excessive current.

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

for $V_{CC} > V_{OUT} > 3.1$ V

EQ 1-1

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$

for 0 V $< V_{OUT} < 0.71$ V

EQ 1-2

A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------|------------------------------------|---|-------------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 0.3V_{CC}^1$ | | | mA |
| | | $0.3V_{CC} \leq V_{OUT} < 0.9V_{CC}^1$ | $-12V_{CC}$ | | mA |
| | | $0.7V_{CC} < V_{OUT} < V_{CC}^{1,2}$ | $-17.1 + (V_{CC} - V_{OUT})$ | EQ 1-3 on page 1-14 | |
| | (Test Point) | $V_{OUT} = 0.7V_{CC}^2$ | | $-32V_{CC}$ | mA |
| $I_{OL(AC)}$ | Switching Current High | $V_{CC} > V_{OUT} \geq 0.6V_{CC}^1$ | | | mA |
| | | $0.6V_{CC} > V_{OUT} > 0.1V_{CC}^1$ | $16V_{CC}$ | | mA |
| | | $0.18V_{CC} > V_{OUT} > 0^{1,2}$ | $26.7V_{OUT}$ | EQ 1-4 on page 1-14 | mA |
| | (Test Point) | $V_{OUT} = 0.18V_{CC}^2$ | | $38V_{CC}$ | |
| I_{CL} | Low Clamp Current | $-3 < V_{IN} \leq -1$ | $-25 + (V_{IN} + 1)/0.015$ | | mA |
| I_{CH} | High Clamp Current | $-3 < V_{IN} \leq -1$ | $25 + (V_{IN} - V_{OUT} - 1)/0.015$ | | mA |
| $slew_R$ | Output Rise Slew Rate ³ | 0.2V _{CC} to 0.6V _{CC} load | 1 | 4 | V/ns |
| $slew_F$ | Output Fall Slew Rate ³ | 0.6V _{CC} to 0.2V _{CC} load | 1 | 4 | V/ns |

Notes:

1. Refer to the VII curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$$

for $V_{CC} > V_{OUT} > 0.7 V_{CC}$

EQ 1-3

$$I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

for $0 V < V_{OUT} < 0.18 V_{CC}$

EQ 1-4

Power-Up Sequencing

Table 1-10 • Power-Up Sequencing

| V _{CCA} | V _{CCR} | V _{CCI} | Power-Up Sequence | Comments |
|----------------------------------|------------------|------------------|-----------------------------|------------------------------|
| A54SX08, A54SX16, A54SX32 | | | | |
| 3.3 V | 5.0 V | 3.3 V | 5.0 V First 3.3 V Second | No possible damage to device |
| | | | 3.3 V First 5.0 V Second | Possible damage to device |
| A54SX16P | | | | |
| 3.3 V | 3.3 V | 3.3 V | 3.3 V Only | No possible damage to device |
| 3.3 V | 5.0 V | 3.3 V | 5.0 V First 3.3 V Second | No possible damage to device |
| | | | 3.3 V First 5.0 V Second | Possible damage to device |
| 3.3 V | 5.0 V | 5.0 V | 5.0 V First 3.3 V Second | No possible damage to device |
| | | | 3.3 V First 5.0 V Second | No possible damage to device |

Note: No inputs should be driven (high or low) before completion of power-up.

Power-Down Sequencing

Table 1-11 • Power-Down Sequencing

| V _{CCA} | V _{CCR} | V _{CCI} | Power-Down Sequence | Comments |
|----------------------------------|------------------|------------------|-----------------------------|------------------------------|
| A54SX08, A54SX16, A54SX32 | | | | |
| 3.3 V | 5.0 V | 3.3 V | 5.0 V First 3.3 V Second | Possible damage to device |
| | | | 3.3 V First 5.0 V Second | No possible damage to device |
| A54SX16P | | | | |
| 3.3 V | 3.3 V | 3.3 V | 3.3 V Only | No possible damage to device |
| 3.3 V | 5.0 V | 3.3 V | 5.0 V First 3.3 V Second | Possible damage to device |
| | | | 3.3 V First 5.0 V Second | No possible damage to device |
| 3.3 V | 5.0 V | 5.0 V | 5.0 V First 3.3 V Second | No possible damage to device |
| | | | 3.3 V First 5.0 V Second | No possible damage to device |

Note: No inputs should be driven (high or low) after the beginning of the power-down sequence.

Table 1-15 • Package Thermal Characteristics

| Package Type | Pin Count | θ_{jc} | θ_{ja} Still Air | θ_{ja} 300 ft/min. | Units |
|---|-----------|---------------|----------------------------|------------------------------|----------------------|
| Plastic Leaded Chip Carrier (PLCC) | 84 | 12 | 32 | 22 | $^{\circ}\text{C/W}$ |
| Thin Quad Flat Pack (TQFP) | 144 | 11 | 32 | 24 | $^{\circ}\text{C/W}$ |
| Thin Quad Flat Pack (TQFP) | 176 | 11 | 28 | 21 | $^{\circ}\text{C/W}$ |
| Very Thin Quad Flatpack (VQFP) | 100 | 10 | 38 | 32 | $^{\circ}\text{C/W}$ |
| Plastic Quad Flat Pack (PQFP) without Heat Spreader | 208 | 8 | 30 | 23 | $^{\circ}\text{C/W}$ |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader | 208 | 3.8 | 20 | 17 | $^{\circ}\text{C/W}$ |
| Plastic Ball Grid Array (PBGA) | 272 | 3 | 20 | 14.5 | $^{\circ}\text{C/W}$ |
| Plastic Ball Grid Array (PBGA) | 313 | 3 | 23 | 17 | $^{\circ}\text{C/W}$ |
| Plastic Ball Grid Array (PBGA) | 329 | 3 | 18 | 13.5 | $^{\circ}\text{C/W}$ |
| Fine Pitch Ball Grid Array (FBGA) | 144 | 3.8 | 38.8 | 26.7 | $^{\circ}\text{C/W}$ |


Note: SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors*

| V_{CCA} | Junction Temperature | | | | | | |
|------------|----------------------|------|------|------|------|------|------|
| | -55 | -40 | 0 | 25 | 70 | 85 | 125 |
| 3.0 | 0.75 | 0.78 | 0.87 | 0.89 | 1.00 | 1.04 | 1.16 |
| 3.3 | 0.70 | 0.73 | 0.82 | 0.83 | 0.93 | 0.97 | 1.08 |
| 3.6 | 0.66 | 0.69 | 0.77 | 0.78 | 0.87 | 0.92 | 1.02 |

Note: *Normalized to worst-case commercial, $T_J = 70^{\circ}\text{C}$, $V_{CCA} = 3.0\text{ V}$

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock

$$\begin{aligned} \text{External Setup} &= t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH} \\ &= 1.5 + 0.3 + 0.5 - 1.0 = 1.3 \text{ ns} \end{aligned}$$

EQ 1-15

Clock-to-Out (Pin-to-Pin)

$$\begin{aligned} &= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 \text{ ns} \end{aligned}$$

EQ 1-16

Routed Clock

$$\begin{aligned} \text{External Setup} &= t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH} \\ &= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 \text{ ns} \end{aligned}$$

EQ 1-17

Clock-to-Out (Pin-to-Pin)

$$\begin{aligned} &= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL} \\ &= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 \text{ ns} \end{aligned}$$

EQ 1-18




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads




Figure 1-15 • Input Buffer Delays




Figure 1-16 • C-Cell Delays

A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays¹ | | | | | | | | | | |
| t_{PD} | Internal Array Module | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| Predicted Routing Delays² | | | | | | | | | | |
| t_{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t_{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t_{RD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t_{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t_{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t_{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timing | | | | | | | | | | |
| t_{RCO} | Sequential Clock-to-Q | | 0.9 | | 1.1 | | 1.3 | | 1.4 | ns |
| t_{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t_{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 0.8 | | 0.9 | | 1.0 | ns |
| t_{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t_{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t_{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t_{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t_{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted Input Routing Delays² | | | | | | | | | | |
| t_{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t_{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t_{IRD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t_{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t_{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t_{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t_{HCKH} | Input LOW to HIGH (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.5 | | 1.8 | ns |
| t_{HCKL} | Input HIGH to LOW (pad to R-Cell input) | | 1.2 | | 1.4 | | 1.6 | | 1.9 | ns |
| t_{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t_{HCKSW} | Maximum Skew | | 0.2 | | 0.2 | | 0.3 | | 0.3 | ns |
| t_{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f_{HMAX} | Maximum Frequency | | 350 | | 320 | | 280 | | 240 | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t_{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | | 1.6 | | 1.8 | | 2.1 | | 2.5 | ns |
| t_{RCKL} | Input HIGH to LOW (Light Load) (pad to R-Cell input) | | 1.8 | | 2.0 | | 2.3 | | 2.7 | ns |
| t_{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.5 | | 2.8 | ns |
| t_{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t_{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | | 1.8 | | 2.1 | | 2.4 | | 2.8 | ns |
| t_{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | | 2.0 | | 2.2 | | 2.5 | | 3.0 | ns |
| t_{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t_{RCKSW} | Maximum Skew (light load) | | 0.5 | | 0.5 | | 0.5 | | 0.7 | ns |
| t_{RCKSW} | Maximum Skew (50% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t_{RCKSW} | Maximum Skew (100% load) | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| TTL Output Module Timing | | | | | | | | | | |
| t_{DLH} | Data-to-Pad LOW to HIGH | | 2.4 | | 2.8 | | 3.1 | | 3.7 | ns |
| t_{DHL} | Data-to-Pad HIGH to LOW | | 2.3 | | 2.9 | | 3.2 | | 3.8 | ns |
| t_{ENZL} | Enable-to-Pad, Z to L | | 3.0 | | 3.4 | | 3.9 | | 4.6 | ns |
| t_{ENZH} | Enable-to-Pad, Z to H | | 3.3 | | 3.8 | | 4.3 | | 5.0 | ns |
| t_{ENLZ} | Enable-to-Pad, L to Z | | 2.3 | | 2.7 | | 3.0 | | 3.5 | ns |
| t_{ENHZ} | Enable-to-Pad, H to Z | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Pin Description

CLKA/B **Clock A and B**

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

GND **Ground**

LOW supply voltage.

HCLK **Dedicated (hardwired) Array Clock**

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

I/O **Input/Output**

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

NC **No Connection**

This pin is not connected to circuitry within the device.

PRA, I/O **Probe A**

The Probe A pin is used to output data from any user-defined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

PRB, I/O **Probe B**

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK **Test Clock**

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI **Test Data Input**

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO **Test Data Output**

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TMS **Test Mode Select**

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

V_{CCI} **Supply Voltage**

Supply voltage for I/Os. See Table 1-1 on page 1-5.

V_{CCA} **Supply Voltage**

Supply voltage for Array. See Table 1-1 on page 1-5.

V_{CCR} **Supply Voltage**

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

| 176-Pin TQFP | | | |
|--------------|------------------|----------------------------|------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | NC | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | I/O | I/O | I/O |
| 10 | TMS | TMS | TMS |
| 11 | V _{CCI} | V _{CCI} | V _{CCI} |
| 12 | NC | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | I/O | I/O | I/O |
| 20 | I/O | I/O | I/O |
| 21 | GND | GND | GND |
| 22 | V _{CCA} | V _{CCA} | V _{CCA} |
| 23 | GND | GND | GND |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | I/O | I/O | I/O |
| 29 | I/O | I/O | I/O |
| 30 | I/O | I/O | I/O |
| 31 | I/O | I/O | I/O |
| 32 | V _{CCI} | V _{CCI} | V _{CCI} |
| 33 | V _{CCA} | V _{CCA} | V _{CCA} |
| 34 | I/O | I/O | I/O |

| 176-Pin TQFP | | | |
|--------------|------------------|----------------------------|------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 35 | I/O | I/O | I/O |
| 36 | I/O | I/O | I/O |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | NC | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | NC | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | GND | GND | GND |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | V _{CCI} | V _{CCI} | V _{CCI} |
| 53 | I/O | I/O | I/O |
| 54 | NC | I/O | I/O |
| 55 | I/O | I/O | I/O |
| 56 | I/O | I/O | I/O |
| 57 | NC | I/O | I/O |
| 58 | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O |
| 60 | I/O | I/O | I/O |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | PRB, I/O | PRB, I/O | PRB, I/O |
| 65 | GND | GND | GND |
| 66 | V _{CCA} | V _{CCA} | V _{CCA} |
| 67 | V _{CCR} | V _{CCR} | V _{CCR} |
| 68 | I/O | I/O | I/O |

| 100-Pin VQFP | | |
|--------------|------------------|----------------------------|
| Pin Number | A545X08 Function | A545X16, A545X16P Function |
| 1 | GND | GND |
| 2 | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O |
| 4 | I/O | I/O |
| 5 | I/O | I/O |
| 6 | I/O | I/O |
| 7 | TMS | TMS |
| 8 | V _{CCI} | V _{CCI} |
| 9 | GND | GND |
| 10 | I/O | I/O |
| 11 | I/O | I/O |
| 12 | I/O | I/O |
| 13 | I/O | I/O |
| 14 | I/O | I/O |
| 15 | I/O | I/O |
| 16 | I/O | I/O |
| 17 | I/O | I/O |
| 18 | I/O | I/O |
| 19 | I/O | I/O |
| 20 | V _{CCI} | V _{CCI} |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | I/O | I/O |
| 33 | I/O | I/O |
| 34 | PRB, I/O | PRB, I/O |

| 100-Pin VQFP | | |
|--------------|------------------|----------------------------|
| Pin Number | A545X08 Function | A545X16, A545X16P Function |
| 35 | V _{CCA} | V _{CCA} |
| 36 | GND | GND |
| 37 | V _{CCR} | V _{CCR} |
| 38 | I/O | I/O |
| 39 | HCLK | HCLK |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | V _{CCI} | V _{CCI} |
| 45 | I/O | I/O |
| 46 | I/O | I/O |
| 47 | I/O | I/O |
| 48 | I/O | I/O |
| 49 | TDO, I/O | TDO, I/O |
| 50 | I/O | I/O |
| 51 | GND | GND |
| 52 | I/O | I/O |
| 53 | I/O | I/O |
| 54 | I/O | I/O |
| 55 | I/O | I/O |
| 56 | I/O | I/O |
| 57 | V _{CCA} | V _{CCA} |
| 58 | V _{CCI} | V _{CCI} |
| 59 | I/O | I/O |
| 60 | I/O | I/O |
| 61 | I/O | I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | I/O |
| 65 | I/O | I/O |
| 66 | I/O | I/O |
| 67 | V _{CCA} | V _{CCA} |
| 68 | GND | GND |

| 100-Pin VQFP | | |
|--------------|------------------|----------------------------|
| Pin Number | A545X08 Function | A545X16, A545X16P Function |
| 69 | GND | GND |
| 70 | I/O | I/O |
| 71 | I/O | I/O |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | I/O | I/O |
| 75 | I/O | I/O |
| 76 | I/O | I/O |
| 77 | I/O | I/O |
| 78 | I/O | I/O |
| 79 | I/O | I/O |
| 80 | I/O | I/O |
| 81 | I/O | I/O |
| 82 | V _{CCI} | V _{CCI} |
| 83 | I/O | I/O |
| 84 | I/O | I/O |
| 85 | I/O | I/O |
| 86 | I/O | I/O |
| 87 | CLKA | CLKA |
| 88 | CLKB | CLKB |
| 89 | V _{CCR} | V _{CCR} |
| 90 | V _{CCA} | V _{CCA} |
| 91 | GND | GND |
| 92 | PRA, I/O | PRA, I/O |
| 93 | I/O | I/O |
| 94 | I/O | I/O |
| 95 | I/O | I/O |
| 96 | I/O | I/O |
| 97 | I/O | I/O |
| 98 | I/O | I/O |
| 99 | I/O | I/O |
| 100 | TCK, I/O | TCK, I/O |

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 313-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| A1 | GND |
| A3 | NC |
| A5 | I/O |
| A7 | I/O |
| A9 | I/O |
| A11 | I/O |
| A13 | V _{CCR} |
| A15 | I/O |
| A17 | I/O |
| A19 | I/O |
| A21 | I/O |
| A23 | NC |
| A25 | GND |
| AA1 | I/O |
| AA3 | I/O |
| AA5 | NC |
| AA7 | I/O |
| AA9 | NC |
| AA11 | I/O |
| AA13 | I/O |
| AA15 | I/O |
| AA17 | I/O |
| AA19 | I/O |
| AA21 | I/O |
| AA23 | NC |
| AA25 | I/O |
| AB2 | NC |
| AB4 | NC |
| AB6 | I/O |
| AB8 | I/O |
| AB10 | I/O |
| AB12 | I/O |
| AB14 | I/O |
| AB16 | I/O |
| AB18 | V _{CCI} |
| AB20 | NC |
| AB22 | I/O |
| AB24 | I/O |
| AC1 | I/O |
| AC3 | I/O |

| 313-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| AC5 | I/O |
| AC7 | I/O |
| AC9 | I/O |
| AC11 | I/O |
| AC13 | V _{CCR} |
| AC15 | I/O |
| AC17 | I/O |
| AC19 | I/O |
| AC21 | I/O |
| AC23 | I/O |
| AC25 | NC |
| AD2 | GND |
| AD4 | I/O |
| AD6 | V _{CCI} |
| AD8 | I/O |
| AD10 | I/O |
| AD12 | PRB, I/O |
| AD14 | I/O |
| AD16 | I/O |
| AD18 | I/O |
| AD20 | I/O |
| AD22 | NC |
| AD24 | I/O |
| AE1 | NC |
| AE3 | I/O |
| AE5 | I/O |
| AE7 | I/O |
| AE9 | I/O |
| AE11 | I/O |
| AE13 | V _{CCA} |
| AE15 | I/O |
| AE17 | I/O |
| AE19 | I/O |
| AE21 | I/O |
| AE23 | TDO, I/O |
| AE25 | GND |
| B2 | TCK, I/O |
| B4 | I/O |
| B6 | I/O |
| B8 | I/O |

| 313-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| B10 | I/O |
| B12 | I/O |
| B14 | I/O |
| B16 | I/O |
| B18 | I/O |
| B20 | I/O |
| B22 | I/O |
| B24 | I/O |
| C1 | TDI, I/O |
| C3 | I/O |
| C5 | NC |
| C7 | I/O |
| C9 | I/O |
| C11 | I/O |
| C13 | V _{CCI} |
| C15 | I/O |
| C17 | I/O |
| C19 | V _{CCI} |
| C21 | I/O |
| C23 | I/O |
| C25 | NC |
| D2 | I/O |
| D4 | NC |
| D6 | I/O |
| D8 | I/O |
| D10 | I/O |
| D12 | I/O |
| D14 | I/O |
| D16 | I/O |
| D18 | I/O |
| D20 | I/O |
| D22 | I/O |
| D24 | NC |
| E1 | I/O |
| E3 | NC |
| E5 | I/O |
| E7 | I/O |
| E9 | I/O |
| E11 | I/O |
| E13 | V _{CCA} |

| 313-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| E15 | I/O |
| E17 | I/O |
| E19 | I/O |
| E21 | I/O |
| E23 | I/O |
| E25 | I/O |
| F2 | I/O |
| F4 | I/O |
| F6 | NC |
| F8 | I/O |
| F10 | NC |
| F12 | I/O |
| F14 | I/O |
| F16 | NC |
| F18 | I/O |
| F20 | I/O |
| F22 | I/O |
| F24 | I/O |
| G1 | I/O |
| G3 | TMS |
| G5 | I/O |
| G7 | I/O |
| G9 | V _{CCI} |
| G11 | I/O |
| G13 | CLKB |
| G15 | I/O |
| G17 | I/O |
| G19 | I/O |
| G21 | I/O |
| G23 | I/O |
| G25 | I/O |
| H2 | I/O |
| H4 | I/O |
| H6 | I/O |
| H8 | I/O |
| H10 | I/O |
| H12 | PRA, I/O |
| H14 | I/O |
| H16 | I/O |
| H18 | NC |

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| T22 | I/O |
| T23 | I/O |
| U1 | I/O |
| U2 | I/O |
| U3 | V _{CCA} |
| U4 | I/O |
| U20 | I/O |
| U21 | V _{CCA} |
| U22 | I/O |
| U23 | I/O |
| V1 | V _{CCI} |
| V2 | I/O |
| V3 | I/O |

| 329-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| V4 | I/O |
| V20 | I/O |
| V21 | I/O |
| V22 | I/O |
| V23 | I/O |
| W1 | I/O |
| W2 | I/O |
| W3 | I/O |
| W4 | I/O |
| W20 | I/O |
| W21 | I/O |
| W22 | I/O |

| 329-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| W23 | NC |
| Y1 | NC |
| Y2 | I/O |
| Y3 | I/O |
| Y4 | GND |
| Y5 | I/O |
| Y6 | I/O |
| Y7 | I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |

| 329-Pin PBGA | |
|--------------|------------------|
| Pin Number | A54SX32 Function |
| Y12 | V _{CCA} |
| Y13 | V _{CCR} |
| Y14 | I/O |
| Y15 | I/O |
| Y16 | I/O |
| Y17 | I/O |
| Y18 | I/O |
| Y19 | I/O |
| Y20 | GND |
| Y21 | I/O |
| Y22 | I/O |
| Y23 | I/O |

| 144-Pin FBGA | |
|--------------|------------------|
| Pin Number | A54SX08 Function |
| A1 | I/O |
| A2 | I/O |
| A3 | I/O |
| A4 | I/O |
| A5 | V _{CCA} |
| A6 | GND |
| A7 | CLKA |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| B1 | I/O |
| B2 | GND |
| B3 | I/O |
| B4 | I/O |
| B5 | I/O |
| B6 | I/O |
| B7 | CLKB |
| B8 | I/O |
| B9 | I/O |
| B10 | I/O |
| B11 | GND |
| B12 | I/O |
| C1 | I/O |
| C2 | I/O |
| C3 | TCK, I/O |
| C4 | I/O |
| C5 | I/O |
| C6 | PRA, I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |

| 144-Pin FBGA | |
|--------------|------------------|
| Pin Number | A54SX08 Function |
| D1 | I/O |
| D2 | V _{CCI} |
| D3 | TDI, I/O |
| D4 | I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |
| D11 | I/O |
| D12 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E5 | TMS |
| E6 | V _{CCI} |
| E7 | V _{CCI} |
| E8 | V _{CCI} |
| E9 | V _{CCA} |
| E10 | I/O |
| E11 | GND |
| E12 | I/O |
| F1 | I/O |
| F2 | I/O |
| F3 | V _{CCR} |
| F4 | I/O |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | V _{CCI} |
| F9 | I/O |
| F10 | GND |
| F11 | I/O |
| F12 | I/O |

| 144-Pin FBGA | |
|--------------|------------------|
| Pin Number | A54SX08 Function |
| G1 | I/O |
| G2 | GND |
| G3 | I/O |
| G4 | I/O |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | V _{CCI} |
| G9 | I/O |
| G10 | I/O |
| G11 | I/O |
| G12 | I/O |
| H1 | I/O |
| H2 | I/O |
| H3 | I/O |
| H4 | I/O |
| H5 | V _{CCA} |
| H6 | V _{CCA} |
| H7 | V _{CCI} |
| H8 | V _{CCI} |
| H9 | V _{CCA} |
| H10 | I/O |
| H11 | I/O |
| H12 | V _{CCR} |
| J1 | I/O |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J5 | I/O |
| J6 | PRB, I/O |
| J7 | I/O |
| J8 | I/O |
| J9 | I/O |
| J10 | I/O |
| J11 | I/O |
| J12 | V _{CCA} |

| 144-Pin FBGA | |
|--------------|------------------|
| Pin Number | A54SX08 Function |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K5 | I/O |
| K6 | I/O |
| K7 | GND |
| K8 | I/O |
| K9 | I/O |
| K10 | GND |
| K11 | I/O |
| K12 | I/O |
| L1 | GND |
| L2 | I/O |
| L3 | I/O |
| L4 | I/O |
| L5 | I/O |
| L6 | I/O |
| L7 | HCLK |
| L8 | I/O |
| L9 | I/O |
| L10 | I/O |
| L11 | I/O |
| L12 | I/O |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | I/O |
| M5 | I/O |
| M6 | I/O |
| M7 | V _{CCA} |
| M8 | I/O |
| M9 | I/O |
| M10 | I/O |
| M11 | TDO, I/O |
| M12 | I/O |

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version | Changes in Current Version (v3.2) | Page |
|---------------------|--|------|
| v3.1 (June 2003) | The "Ordering Information" was updated to include RoHS information. | 1-ii |
| | The Product Plan was removed since all products have been released. | N/A |
| | Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed. | 1-6 |
| | The "Dedicated Test Mode" section is new. | 1-6 |
| | The "Programming" section is new. | 1-7 |
| | A note was added to the "Power-Up Sequencing" table. | 1-15 |
| | A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A545X08, A545X16, A545X32. | 1-15 |
| v3.0.1 | U11 and U13 were added to the "313-Pin PBGA" table. | 2-17 |
| | Storage temperature in Table 1-3 was updated. | 1-7 |
| | Table 1-1 was updated. | 1-5 |

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.