



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-2tqg144

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

	User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin	
A54SX08	69	81	130	113	128	_	_	111	
A54SX16	_	81	175	-	147	_	_	_	
A54SX16P	_	81	175	113	147	_	_	_	
A54SX32	_	-	174	113	147	249	249	_	

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility

enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

1-2 v3.2



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization


A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
I _{OL(AC)}	Switching Current High	$V_{OUT} \ge 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V _{OUT} /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015		mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2

A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V_{CCA}	Supply Voltage for Array		3.0	3.6	V
V_{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V_{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
I _{IL}	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μΑ
V_{OH}	Output High Voltage	I _{OUT} = -500 μA	0.9V _{CC}		V
V_{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0 \text{ V_{CC}}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4 \text{ V_{CC}})$$

$$I_{OL} = (256 \text{ V_{CC}}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

$$\text{for } 0 \text{ V_{CC}} \times V_{OUT} \times (0.18 \text{ V_{CC}})$$

$$EQ 1-3$$

$$EQ 1-4$$

1-14 v3.2



Power-Up Sequencing

Table 1-10 • Power-Up Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Up Sequence	Comments
A54SX08, A545	SX16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

Note: No inputs should be driven (high or low) before completion of power-up.

Power-Down Sequencing

Table 1-11 • Power-Down Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Down Sequence	Comments
A54SX08, A54S	X16, A54SX32			_
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
A54SX16P			•	_
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

Note: No inputs should be driven (high or low) after the beginning of the power-down sequence.

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	A545X08	A54SX16	A54SX16P	A54SX32
C _{EQM} (pF)	4.0	4.0	4.0	4.0
C _{EQI} (pF)	3.4	3.4	3.4	3.4
C _{EQO} (pF)	4.7	4.7	4.7	4.7
C _{EQCR} (pF)	1.6	1.6	1.6	1.6
C _{EQHV}	0.615	0.615	0.615	0.615
C _{EQHF}	60	96	96	140
r ₁ (pF)	87	138	138	171
r ₂ (pF)	87	138	138	171

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q ₁)	20% of register cells
Second Routed Array Clock Loads (q ₂)	20% of register cells
Load Capacitance (C _L)	35 pF
Average Logic Module Switching Rate (f _m)	f/10
Average Input Switching Rate (f _n)	f/5
Average Output Switching Rate (f _p)	f/10
Average First Routed Array Clock Rate (f _{q1})	f/2
Average Second Routed Array Clock Rate (f _{q2})	f/2
Average Dedicated Array Clock Rate (f _{s1})	f
Dedicated Clock Array Clock Loads (s ₁)	20% of regular modules

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

AC Power Dissipation

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \ (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \ (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \ (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

Junction Temperature (T_J)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = $\Delta T + T_a$

EQ 1-13

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$

P = Power calculated from Estimating Power Consumption section

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 = $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$ = 2.86 W

v3.2

EQ 1-14

1-19

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' 9	peed	'-1' !	Speed	'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Prop	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t_{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
t_{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t_{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t_{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1-24 v3.2

^{1.} For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.

^{2.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Pin Description

CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

GND Ground

LOW supply voltage.

HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

NC No Connection

This pin is not connected to circuitry within the device.

PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

PRB. I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

V_{CCA} Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

V_{CCR} Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-3

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	I/O	1/0	I/O			
4	NC	1/0	I/O			
5	I/O	1/0	I/O			
6	NC	1/0	I/O			
7	I/O	1/0	I/O			
8	I/O	1/0	I/O			
9	I/O	1/0	I/O			
10	I/O	1/0	I/O			
11	TMS	TMS	TMS			
12	V _{CCI}	V _{CCI}	V _{CCI}			
13	I/O	1/0	I/O			
14	NC	1/0	I/O			
15	I/O	I/O	I/O			
16	I/O	I/O	I/O			
17	NC	1/0	I/O			
18	I/O	1/0	I/O			
19	I/O	1/0	I/O			
20	NC	1/0	I/O			
21	I/O	I/O	I/O			
22	I/O	I/O	I/O			
23	NC	1/0	I/O			
24	I/O	I/O	I/O			
25	V_{CCR}	V_{CCR}	V_{CCR}			
26	GND	GND	GND			
27	V_{CCA}	V _{CCA}	V_{CCA}			
28	GND	GND	GND			
29	I/O	1/0	I/O			
30	I/O	1/0	I/O			
31	NC	1/0	I/O			
32	I/O	I/O	I/O			
33	I/O	I/O	I/O			
34	I/O	I/O	I/O			
35	NC	I/O	I/O			
36	I/O	I/O	I/O			

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
37	I/O	I/O	I/O			
38	I/O	I/O	I/O			
39	NC	I/O	I/O			
40	V _{CCI}	V _{CCI}	V _{CCI}			
41	V_{CCA}	V_{CCA}	V_{CCA}			
42	I/O	I/O	I/O			
43	I/O	I/O	I/O			
44	I/O	I/O	I/O			
45	I/O	I/O	I/O			
46	I/O	I/O	I/O			
47	I/O	I/O	I/O			
48	NC	I/O	I/O			
49	I/O	I/O	I/O			
50	NC	I/O	I/O			
51	I/O	I/O	I/O			
52	GND	GND	GND			
53	I/O	1/0	I/O			
54	I/O	1/0	I/O			
55	I/O	I/O	I/O			
56	I/O	I/O	I/O			
57	I/O	I/O	I/O			
58	I/O	I/O	I/O			
59	I/O	I/O	I/O			
60	V _{CCI}	V _{CCI}	V _{CCI}			
61	NC	I/O	I/O			
62	I/O	I/O	I/O			
63	I/O	I/O	I/O			
64	NC	I/O	I/O			
65*	I/O	I/O	NC*			
66	I/O	I/O	I/O			
67	NC	I/O	I/O			
68	I/O	I/O	I/O			
69	I/O	I/O	I/O			
70	NC	I/O	I/O			
71	I/O	I/O	I/O			
72	I/O	I/O	I/O			

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-4 v3.2



208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
73	NC	I/O	I/O			
74	I/O	1/0	I/O			
75	NC	1/0	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O			
77	GND	GND	GND			
78	V_{CCA}	V_{CCA}	V_{CCA}			
79	GND	GND	GND			
80	V_{CCR}	V_{CCR}	V_{CCR}			
81	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK			
83	I/O	I/O	I/O			
84	I/O	I/O	I/O			
85	NC	I/O	I/O			
86	I/O	I/O	I/O			
87	I/O	I/O	I/O			
88	NC	I/O	1/0			
89	I/O	I/O	I/O			
90	I/O	I/O	I/O			
91	NC	I/O	I/O			
92	I/O	I/O	I/O			
93	I/O	I/O	I/O			
94	NC	I/O	I/O			
95	I/O	I/O	I/O			
96	I/O	1/0	I/O			
97	NC	1/0	I/O			
98	V _{CCI}	V _{CCI}	V _{CCI}			
99	I/O	I/O	I/O			
100	I/O	1/0	I/O			
101	I/O	1/0	I/O			
102	I/O	1/0	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O			
104	I/O	1/0	I/O			
105	GND	GND	GND			
106	NC	I/O	I/O			
107	I/O	I/O	I/O			
108	NC	I/O	I/O			

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
109	I/O	I/O	1/0			
110	I/O	I/O	1/0			
111	I/O	I/O	1/0			
112	I/O	I/O	1/0			
113	I/O	I/O	1/0			
114	V_{CCA}	V_{CCA}	V_{CCA}			
115	V _{CCI}	V _{CCI}	V _{CCI}			
116	NC	I/O	1/0			
117	I/O	I/O	1/0			
118	I/O	I/O	I/O			
119	NC	I/O	I/O			
120	I/O	I/O	I/O			
121	I/O	I/O	I/O			
122	NC	I/O	1/0			
123	I/O	I/O	1/0			
124	I/O	I/O	1/0			
125	NC	I/O	I/O			
126	I/O	I/O	I/O			
127	I/O	I/O	1/0			
128	I/O	I/O	I/O			
129	GND	GND	GND			
130	V_{CCA}	V_{CCA}	V_{CCA}			
131	GND	GND	GND			
132	V_{CCR}	V_{CCR}	V_{CCR}			
133	I/O	I/O	I/O			
134	I/O	I/O	I/O			
135	NC	I/O	1/0			
136	I/O	I/O	I/O			
137	I/O	I/O	1/0			
138	NC	I/O	I/O			
139	I/O	I/O	I/O			
140	I/O	I/O	I/O			
141	NC	I/O	1/0			
142	I/O	I/O	1/0			
143	NC	I/O	I/O			
144	I/O	1/0	1/0			

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

v3.2 2-5

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	I/O	1/0	I/O		
5	I/O	1/0	I/O		
6	I/O	1/0	1/0		
7	I/O	1/0	1/0		
8	I/O	I/O	1/0		
9	TMS	TMS	TMS		
10	V _{CCI}	V_{CCI}	V _{CCI}		
11	GND	GND	GND		
12	I/O	1/0	1/0		
13	I/O	1/0	I/O		
14	I/O	I/O	1/0		
15	I/O	I/O	1/0		
16	I/O	I/O	I/O		
17	I/O	1/0	1/0		
18	I/O	I/O	1/0		
19	V_{CCR}	V_{CCR}	V_{CCR}		
20	V_{CCA}	V_{CCA}	V_{CCA}		
21	I/O	1/0	I/O		
22	I/O	1/0	I/O		
23	I/O	1/0	I/O		
24	I/O	1/0	1/0		
25	I/O	1/0	I/O		
26	I/O	1/0	I/O		
27	I/O	1/0	I/O		
28	GND	GND	GND		
29	V _{CCI}	V_{CCI}	V _{CCI}		
30	V_{CCA}	V _{CCA}	V _{CCA}		
31	I/O	1/0	I/O		
32	I/O	I/O	1/0		
33	I/O	I/O	I/O		
34	I/O	I/O	1/0		
35	I/O	I/O	I/O		
36	GND	GND	GND		

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
37	I/O	1/0	I/O		
38	I/O	1/0	I/O		
39	I/O	1/0	I/O		
40	I/O	1/0	I/O		
41	I/O	1/0	I/O		
42	I/O	1/0	I/O		
43	I/O	1/0	I/O		
44	V _{CCI}	V _{CCI}	V _{CCI}		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	I/O	1/0	I/O		
51	I/O	1/0	I/O		
52	I/O	I/O	I/O		
53	I/O	1/0	I/O		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	I/O	I/O	I/O		
56	V_{CCA}	V _{CCA}	V_{CCA}		
57	GND	GND	GND		
58	V_{CCR}	V_{CCR}	V_{CCR}		
59	I/O	1/0	I/O		
60	HCLK	HCLK	HCLK		
61	I/O	I/O	I/O		
62	I/O	1/0	I/O		
63	I/O	1/0	I/O		
64	I/O	1/0	I/O		
65	I/O	I/O	I/O		
66	I/O	I/O	I/O		
67	I/O	I/O	I/O		
68	V _{CCI}	V _{CCI}	V _{CCI}		
69	I/O	I/O	I/O		
70	I/O	1/0	I/O		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	I/O	I/O		
		-			

2-8 v3.2

176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-10 v3.2

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-19

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488