

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-2tqg144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V _{CC}		mA
IOH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V _{CC} – V _{OUT})	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V _{CC}	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V _{CC}		mA
I _{OL(AC)}		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V _{OUT}	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V _{CC}	
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015		mA
I _{CH}	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V _{IN} – V _{OUT} – 1)/0.015		mA
slew _R	Output Rise Slew Rate ³	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew _F	Output Fall Slew Rate ³	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns


Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.






Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.

Voltage Out

Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

 $I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$ for V_{CC} > V_{OUT} > 0.7 V_{CC} $I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$ for 0 V < V_{OUT} < 0.18 V_{CC}

EQ 1-3

EQ 1-4



Power-Up Sequencing

Table 1-10Power-Up Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Up Sequence	Comments
A54SX08, A549	X16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
		3.3 V First 5.0 V Second	Possible damage to device	
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V 5.0 V		3 V 5.0 V 3.3 V		No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V 5.0 V 5.0 V		5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

Note: No inputs should be driven (high or low) before completion of power-up.

Power-Down Sequencing

Table 1-11Power-Down Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Down Sequence	Comments		
A54SX08, A549	5X16, A54SX32					
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device		
			3.3 V First 5.0 V Second	No possible damage to device		
A54SX16P			·			
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device		
3.3 V 5.0 V 3.3		5.0 V 3.3 V 5		Possible damage to device		
			3.3 V First 5.0 V Second	No possible damage to device		
3.3 V	3.3 V 5.0 V 5.0 V		5.0 V 5.0 V 5.0 V First 3.3 V Second			No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device		

Note: No inputs should be driven (high or low) after the beginning of the power-down sequence.

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

р

х

у

r₁

fn

fp

f_{s1}

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12	• Sta	ndby Pov	ver
------------	-------	----------	-----

I _{cc}	V _{cc}	Power		
4 mA	3.6 V	14.4 mW		

The DC power dissipation is defined in EO 1-6.

 $P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} +$ $(I_{standbv}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

 $P_{AC} = V_{CCA}^2 \times [(m \times C_{EOM} \times f_m)_{Module} +$ $(n \times C_{EOI} \times f_n)_{Input Buffer} + (p \times (C_{EOO} + C_L) \times f_p)_{Output Buffer} +$ $(0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} +$ $(0.5 \times (q2 \times CEQCR \times f_{q2}) + (r2 \times f_{q2}))RCLKB +$ $(0.5 \times (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}]$

EQ 1-8


Definition of Terms Used in Formula


m	=	Number of logic modules switching at f _m
n	=	Number of input buffers switching at f _p

- = Number of input buffers switching at f_n
- Number of output buffers switching at fp =
- Number of clock loads on the first routed array q_1 clock
- Number of clock loads on the second routed array = q_2 clock
 - = Number of I/Os at logic low
 - Number of I/Os at logic high =
 - = Fixed capacitance due to first routed array clock
- Fixed capacitance due to second routed array = r₂ clock
- Number of clock loads on the dedicated array = s₁ clock


$$C_{EQM}$$
 = Equivalent capacitance of logic modules in pF

- Equivalent capacitance of input buffers in pF C_{EQI} =
- Equivalent capacitance of output buffers in pF $C_{EOO} =$
- Equivalent capacitance of routed array clock in pF $C_{EOCR} =$
- Variable capacitance of dedicated array clock $C_{EOHV} =$
- Fixed capacitance of dedicated array clock $C_{EOHF} =$
- C = Output lead capacitance in pF
- Average logic module switching rate in MHz fm =
 - = Average input buffer switching rate in MHz
 - = Average output buffer switching rate in MHz
- = Average first routed array clock rate in MHz f_{q1}
- Average second routed array clock rate in MHz f_{q2} =
 - = Average dedicated array clock rate in MHz












Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

	Description	'-3' 9	5peed	'-2' Speed		'–1' Speed		'Std' Speed		
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{RD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{RD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	່າໆ									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

(Worst-Case Commercial Conditions,	$V_{CCR} = 4.75 V, V_{CC}$	$C_A, V_{CCI} = 3.0 \text{ V}, \text{ T}_J = 70^{\circ}\text{C}$
------------------------------------	----------------------------	--

Parameter	Description	'-3' :	'–3' Speed '–2' Speed			'-1' :	Speed	'Std' Speed		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

Pin Description

CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

GND Ground

LOW supply voltage.

HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

NC No Connection

This pin is not connected to circuitry within the device.

PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

V_{CCA} Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

V_{CCR} Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

208-Pin PQFP			208-Pin PQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND	37	I/O	I/O	I/O
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O
3	I/O	I/O	I/O	39	NC	I/O	I/O
4	NC	I/O	I/O	40	V _{CCI}	V _{CCI}	V _{CCI}
5	I/O	I/O	I/O	41	V _{CCA}	V _{CCA}	V _{CCA}
6	NC	I/O	I/O	42	I/O	I/O	I/O
7	I/O	I/O	I/O	43	I/O	I/O	I/O
8	I/O	I/O	I/O	44	I/O	I/O	I/O
9	I/O	I/O	I/O	45	I/O	I/O	I/O
10	I/O	I/O	I/O	46	I/O	I/O	I/O
11	TMS	TMS	TMS	47	I/O	I/O	I/O
12	V _{CCI}	V _{CCI}	V _{CCI}	48	NC	I/O	I/O
13	I/O	I/O	I/O	49	I/O	I/O	I/O
14	NC	I/O	I/O	50	NC	I/O	I/O
15	I/O	I/O	I/O	51	I/O	I/O	I/O
16	I/O	I/O	I/O	52	GND	GND	GND
17	NC	I/O	I/O	53	I/O	I/O	I/O
18	I/O	I/O	I/O	54	I/O	I/O	I/O
19	I/O	I/O	I/O	55	I/O	I/O	I/O
20	NC	I/O	I/O	56	I/O	I/O	I/O
21	I/O	I/O	I/O	57	I/O	I/O	I/O
22	I/O	I/O	I/O	58	I/O	I/O	I/O
23	NC	I/O	I/O	59	I/O	I/O	I/O
24	I/O	I/O	I/O	60	V _{CCI}	V _{CCI}	V _{CCI}
25	V _{CCR}	V _{CCR}	V _{CCR}	61	NC	I/O	I/O
26	GND	GND	GND	62	I/O	I/O	I/O
27	V _{CCA}	V _{CCA}	V _{CCA}	63	I/O	I/O	I/O
28	GND	GND	GND	64	NC	I/O	I/O
29	I/O	I/O	I/O	65*	I/O	I/O	NC*
30	I/O	I/O	I/O	66	I/O	I/O	I/O
31	NC	I/O	I/O	67	NC	I/O	I/O
32	I/O	I/O	I/O	68	I/O	I/O	I/O
33	I/O	I/O	I/O	69	I/O	I/O	I/O
34	I/O	I/O	I/O	70	NC	I/O	I/O
35	NC	I/O	I/O	71	I/O	I/O	Ι/O
36	I/O	I/O	I/O	72	I/O	I/O	I/O

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

144-Pin TQFP				144-Pin TQFP			
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function
1	GND	GND	GND	37	I/O	I/O	I/O
2	TDI, I/O	TDI, I/O	TDI, I/O	38	Ι/O	I/O	I/O
3	I/O	I/O	I/O	39	I/O	I/O	I/O
4	I/O	I/O	I/O	40	I/O	I/O	I/O
5	I/O	I/O	I/O	41	I/O	I/O	I/O
6	I/O	I/O	I/O	42	I/O	I/O	I/O
7	I/O	I/O	I/O	43	I/O	I/O	I/O
8	I/O	I/O	I/O	44	V _{CCI}	V _{CCI}	V _{CCI}
9	TMS	TMS	TMS	45	I/O	I/O	I/O
10	V _{CCI}	V _{CCI}	V _{CCI}	46	I/O	I/O	I/O
11	GND	GND	GND	47	I/O	I/O	I/O
12	I/O	I/O	I/O	48	I/O	I/O	I/O
13	I/O	I/O	I/O	49	I/O	I/O	I/O
14	I/O	I/O	I/O	50	I/O	I/O	I/O
15	I/O	I/O	I/O	51	I/O	I/O	I/O
16	I/O	I/O	I/O	52	I/O	I/O	I/O
17	I/O	I/O	I/O	53	I/O	I/O	I/O
18	I/O	I/O	I/O	54	PRB, I/O	PRB, I/O	PRB, I/O
19	V _{CCR}	V _{CCR}	V _{CCR}	55	I/O	I/O	I/O
20	V _{CCA}	V _{CCA}	V _{CCA}	56	V _{CCA}	V _{CCA}	V _{CCA}
21	I/O	I/O	I/O	57	GND	GND	GND
22	I/O	I/O	I/O	58	V _{CCR}	V _{CCR}	V _{CCR}
23	I/O	I/O	I/O	59	I/O	I/O	I/O
24	I/O	I/O	I/O	60	HCLK	HCLK	HCLK
25	I/O	I/O	I/O	61	I/O	I/O	I/O
26	I/O	I/O	I/O	62	I/O	I/O	I/O
27	I/O	I/O	I/O	63	I/O	I/O	I/O
28	GND	GND	GND	64	I/O	I/O	I/O
29	V _{CCI}	V _{CCI}	V _{CCI}	65	I/O	I/O	I/O
30	V _{CCA}	V _{CCA}	V _{CCA}	66	I/O	I/O	I/O
31	I/O	I/O	I/O	67	I/O	I/O	I/O
32	I/O	I/O	I/O	68	V _{CCI}	V _{CCI}	V _{CCI}
33	I/O	I/O	I/O	69	I/O	I/O	I/O
34	I/O	I/O	I/O	70	I/O	I/O	I/O
35	I/O	I/O	I/O	71	TDO, I/O	TDO, I/O	TDO, I/O
36	GND	GND	GND	72	ΙΟ	I/O	I/O



	176-Pi	n TQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V _{CCI}	V _{CCI}	V _{CCI}
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V_{CCA}	V _{CCA}	V _{CCA}
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCI}	V _{CCI}	V _{CCI}
33	V _{CCA}	V _{CCA}	V _{CCA}
34	I/O	I/O	I/O

176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
35	I/O	I/O	I/O	
36	I/O	I/O	I/O	
37	I/O	I/O	I/O	
38	I/O	I/O	I/O	
39	I/O	I/O	I/O	
40	NC	I/O	I/O	
41	I/O	I/O	I/O	
42	NC	I/O	I/O	
43	I/O	I/O	I/O	
44	GND	GND	GND	
45	I/O	I/O	I/O	
46	I/O	I/O	I/O	
47	I/O	I/O	I/O	
48	I/O	I/O	I/O	
49	I/O	I/O	I/O	
50	I/O	I/O	I/O	
51	I/O	I/O	I/O	
52	V _{CCI}	V _{CCI}	V _{CCI}	
53	I/O	I/O	I/O	
54	NC	I/O	I/O	
55	I/O	I/O	I/O	
56	I/O	I/O	I/O	
57	NC	I/O	I/O	
58	I/O	I/O	I/O	
59	I/O	I/O	I/O	
60	I/O	I/O	I/O	
61	I/O	I/O	I/O	
62	I/O	I/O	I/O	
63	I/O	I/O	I/O	
64	PRB, I/O	PRB, I/O	PRB, I/O	
65	GND	GND	GND	
66	V _{CCA}	V _{CCA}	V _{CCA}	
67	V _{CCR}	V _{CCR}	V _{CCR}	
68	I/O	I/O	I/O	



176-Pin TQFP			176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
137	I/O	I/O	I/O	157	Pra, I/O	PRA, I/O	PRA, I/O
138	I/O	I/O	I/O	158	I/O	I/O	I/O
139	I/O	I/O	I/O	159	I/O	I/O	I/O
140	V _{CCI}	V _{CCI}	V _{CCI}	160	I/O	I/O	I/O
141	I/O	I/O	I/O	161	I/O	I/O	I/O
142	I/O	I/O	I/O	162	I/O	I/O	I/O
143	I/O	I/O	I/O	163	I/O	I/O	I/O
144	I/O	I/O	I/O	164	I/O	I/O	I/O
145	I/O	I/O	I/O	165	I/O	I/O	I/O
146	I/O	I/O	I/O	166	I/O	I/O	I/O
147	I/O	I/O	I/O	167	I/O	I/O	I/O
148	I/O	I/O	I/O	168	NC	I/O	I/O
149	I/O	I/O	I/O	169	V _{CCI}	V _{CCI}	V _{CCI}
150	I/O	I/O	I/O	170	I/O	I/O	I/O
151	I/O	I/O	I/O	171	NC	I/O	I/O
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O
154	V _{CCR}	V _{CCR}	V _{CCR}	174	I/O	I/O	I/O
155	GND	GND	GND	175	I/O	I/O	I/O
156	V _{CCA}	V _{CCA}	V _{CCA}	176	TCK, I/O	TCK, I/O	TCK, I/O

	100-Pin VQF	P
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
1	GND	GND
2	TDI, I/O	TDI, I/O
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	TMS	TMS
8	V _{CCI}	V _{CCI}
9	GND	GND
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	V _{CCI}	V _{CCI}
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	I/O	I/O
34	PRB, I/O	PRB, I/O

	100-Pin VQF	P
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function
35	V _{CCA}	V _{CCA}
36	GND	GND
37	V _{CCR}	V _{CCR}
38	I/O	I/O
39	HCLK	HCLK
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	V _{CCI}	V _{CCI}
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	TDO, I/O	TDO, I/O
50	I/O	I/O
51	GND	GND
52	I/O	I/O
53	I/O	I/O
54	I/O	I/O
55	I/O	I/O
56	I/O	I/O
57	V _{CCA}	V _{CCA}
58	V _{CCI}	V _{CCI}
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	I/O	I/O
67	V _{CCA}	V _{CCA}
68	GND	GND

100-Pin VQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function		
69	GND	GND		
70	I/O	I/O		
71	I/O	I/O		
72	I/O	I/O		
73	I/O	I/O		
74	I/O	I/O		
75	I/O	I/O		
76	I/O	I/O		
77	I/O	I/O		
78	I/O	I/O		
79	I/O	I/O		
80	I/O	I/O		
81	I/O	I/O		
82	V _{CCI}	V _{CCI}		
83	I/O	I/O		
84	I/O	I/O		
85	I/O	I/O		
86	I/O	I/O		
87	CLKA	CLKA		
88	CLKB	CLKB		
89	V _{CCR}	V _{CCR}		
90	V _{CCA}	V _{CCA}		
91	GND	GND		
92	PRA, I/O	PRA, I/O		
93	I/O	I/O		
94	I/O	I/O		
95	I/O	I/O		
96	I/O	I/O		
97	I/O	I/O		
98	I/O	I/O		
99	I/O	I/O		
100	TCK, I/O	TCK, I/O		

Actel

54SX Family FPGAs

329-Pir	329-Pin PBGA				
Pin Number	A54SX32 Function				
T22	I/O				
T23	I/O				
U1	I/O				
U2	I/O				
U3	V _{CCA}				
U4	I/O				
U20	I/O				
U21	V _{CCA}				
U22	I/O				
U23	I/O				
V1	V _{CCI}				
V2	I/O				
V3	I/O				

329-Pin PBGA				
Pin Number	A54SX32 Function			
V4	I/O			
V20	I/O			
V21	I/O			
V22	I/O			
V23	I/O			
W1	I/O			
W2	I/O			
W3	I/O			
W4	I/O			
W20	I/O			
W21	I/O			
W22	I/O			

329-Pin PBGA				
Pin Number	A54SX32 Function			
W23	NC			
Y1	NC			
Y2	I/O			
Y3	I/O			
Y4	GND			
Y5	I/O			
Y6	I/O			
Y7	I/O			
Y8	I/O			
Y9	I/O			
Y10	I/O			
Y11	I/O			

329-Pi	329-Pin PBGA				
Pin Number	A54SX32 Function				
Y12	V _{CCA}				
Y13	V _{CCR}				
Y14	I/O				
Y15	I/O				
Y16	I/O				
Y17	I/O				
Y18	I/O				
Y19	I/O				
Y20	GND				
Y21	I/O				
Y22	I/O				
Y23	I/O				

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488