



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	175
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-pq208m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



## **Plastic Device Resources**

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	_	_	111
A54SX16	_	81	175	-	147	_	_	_
A54SX16P	_	81	175	113	147	_	_	_
A54SX32	_	-	174	113	147	249	249	_

**Note:** Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2



# **Chip Architecture**

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

### **Module Organization**

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	-55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>

**Note:** \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

*Table 1-5* ● **Electrical Specifications** 

		Comm	Commercial		trial	
Symbol	Parameter	Min.	Мах.	Min.	Max.	Units
V <sub>OH</sub>	(I <sub>OH</sub> = -20 μA) (CMOS)	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	V
	$(I_{OH} = -8 \text{ mA}) \text{ (TTL)}$	2.4	$V_{CCI}$			
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	$V_{CCI}$	
V <sub>OL</sub>	(I <sub>OL</sub> = 20 μA) (CMOS)		0.10			V
	(I <sub>OL</sub> = 12 mA) (TTL)		0.50			
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50	
$V_{IL}$			8.0		0.8	V
$V_{IH}$		2.0		2.0		V
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA
$I_{CC(D)}$	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See '	'Evaluating F	ower in SX Device	es" on page ´	1-16.

1-8 v3.2


# A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V <sub>OUT</sub> - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
I <sub>OL(AC)</sub>	Switching Current High	$V_{OUT} \ge 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V <sub>OUT</sub> /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for  $V_{CC} > V_{OUT} > 3.1 \text{ V}$ 

$$EQ 1-1$$

# A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		3.0	3.6	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
I <sub>IL</sub>	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μΑ
$V_{OH}$	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CC</sub>		V
$V_{OL}$	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

# Junction Temperature (T<sub>J</sub>)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature =  $\Delta T + T_a$ 

EQ 1-13

Where:

T<sub>a</sub> = Ambient Temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$ 

P = Power calculated from Estimating Power Consumption section

 $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section

# **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:


Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 =  $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$  = 2.86 W

v3.2

EQ 1-14

1-19

# **SX Timing Model**



**Note:** Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

#### **Hardwired Clock Routed Clock** External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads



Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

1-22 v3.2

# **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

## **Long Tracks**

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

# **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# **A54SX08 Timing Characteristics**

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' 9	peed	'-1' !	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
$t_{CLR}$	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

### Note:

1-24 v3.2

<sup>1.</sup> For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.

<sup>2.</sup> Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



# Pin Description

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

### GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

### NC No Connection

This pin is not connected to circuitry within the device.

### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB. I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

### **V<sub>CCA</sub>** Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
145	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$			
146	GND	GND	GND			
147	I/O	I/O	I/O			
148	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
149	I/O	I/O	1/0			
150	I/O	I/O	1/0			
151	I/O	I/O	1/0			
152	I/O	I/O	1/0			
153	I/O	I/O	1/0			
154	I/O	I/O	1/0			
155	NC	I/O	I/O			
156	NC	I/O	I/O			
157	GND	GND	GND			
158	I/O	I/O	I/O			
159	I/O	1/0	I/O			
160	I/O	I/O	I/O			
161	I/O	I/O	I/O			
162	I/O	I/O	I/O			
163	I/O	I/O	I/O			
164	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
165	I/O	1/0	I/O			
166	I/O	I/O	I/O			
167	NC	I/O	I/O			
168	I/O	I/O	I/O			
169	I/O	I/O	I/O			
170	NC	I/O	I/O			
171	I/O	I/O	I/O			
172	I/O	I/O	I/O			
173	NC	I/O	I/O			
174	I/O	I/O	I/O			
175	I/O	I/O	I/O			
176	NC	I/O	I/O			
177	I/O	I/O	I/O			
178	I/O	1/0	I/O			
179	I/O	1/0	I/O			
180	CLKA	CLKA	CLKA			

208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
181	CLKB	CLKB	CLKB			
182	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$			
183	GND	GND	GND			
184	$V_{CCA}$	V <sub>CCA</sub>	$V_{CCA}$			
185	GND	GND	GND			
186	PRA, I/O	PRA, I/O	PRA, I/O			
187	I/O	1/0	1/0			
188	I/O	1/0	1/0			
189	NC	I/O	I/O			
190	I/O	I/O	I/O			
191	I/O	I/O	I/O			
192	NC	I/O	I/O			
193	I/O	1/0	1/0			
194	I/O	I/O	I/O			
195	NC	I/O	I/O			
196	I/O	I/O	I/O			
197	I/O	I/O	I/O			
198	NC	I/O	I/O			
199	I/O	I/O	I/O			
200	I/O	I/O	I/O			
201	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
202	NC	I/O	I/O			
203	NC	1/0	I/O			
204	I/O	I/O	I/O			
205	NC	1/0	I/O			
206	I/O	1/0	I/O			
207	I/O	1/0	I/O			
208	TCK, I/O	TCK, I/O	TCK, I/O			

Note: \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-6 v3.2



176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
137	I/O	I/O	I/O			
138	I/O	I/O	1/0			
139	I/O	I/O	I/O			
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
141	I/O	I/O	1/0			
142	I/O	I/O	I/O			
143	I/O	I/O	1/0			
144	I/O	I/O	I/O			
145	I/O	I/O	1/0			
146	I/O	I/O	1/0			
147	I/O	I/O	I/O			
148	I/O	I/O	I/O			
149	I/O	I/O	1/0			
150	I/O	I/O	I/O			
151	I/O	I/O	I/O			
152	CLKA	CLKA	CLKA			
153	CLKB	CLKB	CLKB			
154	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$			
155	GND	GND	GND			
156	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$			

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
157	PRA, I/O	PRA, I/O	PRA, I/O			
158	I/O	I/O	1/0			
159	I/O	I/O	1/0			
160	I/O	I/O	1/0			
161	I/O	I/O	1/0			
162	I/O	I/O	1/0			
163	I/O	I/O	1/0			
164	I/O	I/O	1/0			
165	I/O	I/O	1/0			
166	I/O	I/O	1/0			
167	I/O	I/O	1/0			
168	NC	I/O	1/0			
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
170	I/O	I/O	1/0			
171	NC	I/O	1/0			
172	NC	I/O	1/0			
173	NC	I/O	I/O			
174	I/O	I/O	1/0			
175	I/O	I/O	1/0			
176	TCK, I/O	TCK, I/O	TCK, I/O			

v3.2 2-13

# 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2



313-Pin PBGA	
Pin	A54SX32
Number	Function
A1	GND
A3	NC
A5	1/0
A7	1/0
A9	1/0
A11	I/O
A13	$V_{CCR}$
A15	I/O
A17	1/0
A19	1/0
A21	I/O
A23	NC
A25	GND
AA1	I/O
AA3	I/O
AA5	NC
AA7	I/O
AA9	NC
AA11	I/O
AA13	1/0
AA15	I/O
AA17	1/0
AA19	I/O
AA21	1/0
AA23	NC
AA25	I/O
AB2	NC
AB4	NC
AB6	1/0
AB8	I/O
AB10	1/0
AB12	I/O
AB14	1/0
AB16	1/0
AB18	V <sub>CCI</sub>
AB20	NC
AB22	I/O
AB24	I/O
AC1	I/O
AC3	I/O

313-Pin PBGA	
Pin	A54SX32
Number	Function
AC5	I/O
AC7	1/0
AC9	I/O
AC11	I/O
AC13	$V_{CCR}$
AC15	I/O
AC17	I/O
AC19	I/O
AC21	1/0
AC23	1/0
AC25	NC
AD2	GND
AD4	I/O
AD6	V <sub>CCI</sub>
AD8	1/0
AD10	I/O
AD12	PRB, I/O
AD14	1/0
AD16	1/0
AD18	1/0
AD20	1/0
AD22	NC
AD24	1/0
AE1	NC NC
AE3	1/0
AE5	1/0
AE7	1/0
AE9	1/0
AE11	1/0
AE13	V <sub>CCA</sub>
AE15	I/O
AE17	1/0
AE19	1/0
AE21	1/0
AE23	TDO, I/O
AE25	GND
B2	TCK, I/O
B4	/O
B6	1/0
B8	1/0
Dδ	1/0

313-Pin PBGA	
Pin	A54SX32
Number	Function
B10	I/O
B12	I/O
B14	I/O
B16	1/0
B18	I/O
B20	I/O
B22	I/O
B24	1/0
C1	TDI, I/O
C3	1/0
C5	NC
C7	1/0
C9	I/O
C11	I/O
C13	V <sub>CCI</sub>
C15	I/O
C17	I/O
C19	V <sub>CCI</sub>
C21	I/O
C23	I/O
C25	NC
D2	1/0
D4	NC
D6	1/0
D8	I/O
D10	I/O
D12	I/O
D14	I/O
D16	I/O
D18	I/O
D20	I/O
D22	I/O
D24	NC
E1	I/O
E3	NC
E5	I/O
E7	I/O
E9	I/O
E11	I/O
E13	$V_{CCA}$

313-Pin PBGA	
Pin	A54SX32
Number	Function
E15	I/O
E17	I/O
E19	I/O
E21	I/O
E23	I/O
E25	I/O
F2	I/O
F4	I/O
F6	NC
F8	I/O
F10	NC
F12	I/O
F14	I/O
F16	NC
F18	I/O
F20	I/O
F22	I/O
F24	I/O
G1	I/O
G3	TMS
G5	I/O
G7	I/O
G9	V <sub>CCI</sub>
G11	I/O
G13	CLKB
G15	I/O
G17	I/O
G19	I/O
G21	I/O
G23	I/O
G25	I/O
H2	1/0
H4	1/0
H6	1/0
H8	I/O
H10	I/O
H12	PRA, I/O
H14	1/0
H16	I/O
H18	NC
ПО	IVC

v3.2 2-17

313-Pin PBGA	
Pin	A54SX32
Number	Function
H20	I/O
H22	$V_{CCI}$
H24	I/O
J1	I/O
J3	1/0
J5	I/O
J7	NC
J9	I/O
J11	1/0
J13	CLKA
J15	I/O
J17	I/O
J19	1/0
J21	GND
J23	I/O
J25	I/O
K2	I/O
K4	I/O
K6	I/O
K8	V <sub>CCI</sub>
K10	I/O
K12	I/O
K14	I/O
K16	I/O
K18	I/O
K20	V <sub>CCA</sub>
K22	I/O
K24	I/O
L1	I/O
L3	I/O
L5	I/O
L7	I/O
L9	I/O
L11	I/O
L13	GND
L15	I/O
L17	I/O
L19	I/O
L21	I/O
L23	I/O

n PBGA	
A54SX32 Function	
I/O	
1/0	
I/O	
1/0	
I/O	
I/O	
GND	
GND	
V <sub>CCI</sub>	
I/O	
$V_{CCA}$	
$V_{CCR}$	
I/O	
V <sub>CCI</sub>	
GND	
GND	
GND	
I/O	
I/O	
I/O	
$V_{CCR}$	
V <sub>CCA</sub>	
I/O	
GND	
GND	
I/O	
I/O	
NC	
I/O	
I/O	
I/O	
I/O	

313-Pin PBGA	
Pin Number	A54SX32 Function
R5	I/O
R7	I/O
R9	1/0
R11	1/0
R13	GND
R15	1/0
R17	1/0
R19	1/0
R21	1/0
R23	I/O
R25	I/O
T2	I/O
T4	I/O
T6	I/O
Т8	I/O
T10	I/O
T12	I/O
T14	HCLK
T16	I/O
T18	I/O
T20	I/O
T22	I/O
T24	I/O
U1	I/O
U3	I/O
U5	V <sub>CCI</sub>
U7	I/O
U9	I/O
U11	I/O
U13	I/O
U15	I/O
U17	I/O
U19	I/O
U21	I/O
U23	I/O
U25	I/O
V2	V <sub>CCA</sub>
V4	I/O
V6	I/O
V8	I/O

313-Pin PBGA	
Pin	A54SX32
Number	Function
V10	I/O
V12	I/O
V14	I/O
V16	NC
V18	I/O
V20	I/O
V22	$V_{CCA}$
V24	V <sub>CCI</sub>
W1	I/O
W3	I/O
W5	I/O
W7	NC
W9	I/O
W11	I/O
W13	V <sub>CCI</sub>
W15	I/O
W17	I/O
W19	I/O
W21	I/O
W23	I/O
W25	I/O
Y2	I/O
Y4	I/O
Y6	I/O
Y8	I/O
Y10	I/O
Y12	I/O
Y14	I/O
Y16	1/0
Y18	1/0
Y20	NC
Y22	I/O
Y24	NC

2-18 v3.2

329-Pin PBGA	
Pin Number	A54SX32 Function
A1	GND
A2	GND
А3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	1/0
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	1/0

	n PBGA
Pin Number	A54SX32 Function
AA13	1/0
AA14	I/O
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V <sub>CCI</sub>
AA22	1/0
AA23	V <sub>CCI</sub>
AB1	1/0
AB2	GND
AB3	1/0
AB4	1/0
AB5	1/0
AB6	1/0
AB7	1/0
AB8	1/0
AB9	1/0
AB10	1/0
AB11	PRB, I/O
AB12	1/0
AB13	HCLK
AB14	1/0
AB15	1/0
AB16	1/0
AB17	1/0
AB18	1/0
AB19	1/0
AB20	I/O
AB21	I/O
AB22	GND
AB23	1/0
AC1	GND

329-Pin PBGA	
Pin Number	A54SX32 Function
AC2	V <sub>CCI</sub>
AC3	NC
AC4	1/0
AC5	I/O
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
В3	I/O
В4	I/O
B5	I/O
В6	I/O
В7	I/O
B8	I/O
В9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA

329-Pin PBGA	
Pin Number	A54SX32 Function
B14	1/0
B15	1/0
B16	
	1/0
B17	1/0
B18	1/0
B19	1/0
B20	I/O
B21	I/O
B22	GND
B23	V <sub>CCI</sub>
C1	NC
C2	TDI, I/O
C3	GND
C4	I/O
C5	I/O
C6	I/O
C7	I/O
C8	I/O
С9	I/O
C10	I/O
C11	I/O
C12	I/O
C13	I/O
C14	I/O
C15	I/O
C16	I/O
C17	I/O
C18	I/O
C19	I/O
C20	I/O
C21	V <sub>CCI</sub>
C22	GND
C23	NC
D1	I/O
D2	I/O

2-20 v3.2

# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-23