

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-tq144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Ordering Information**



## **Plastic Device Resources**

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	-	-	111
A54SX16	-	81	175	-	147	-	-	-
A54SX16P	-	81	175	113	147	-	-	-
A54SX32	_	_	174	113	147	249	249	-

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

### **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.





Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



*Figure 1-6* • **DirectConnect and FastConnect for Type 2 SuperClusters** 

## Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 k $\Omega$ . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 •	Boundary Scan Pin Functionality
-------------	---------------------------------

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)		
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.		
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 $k\Omega$ on TMS.		

## **Dedicated Test Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

## **Development Tool Support**

The SX family of FPGAs is fully supported by both the Actel Libero<sup>®</sup> Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify<sup>®</sup> for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD<sup>™</sup>, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys<sup>®</sup>, and Cadence<sup>®</sup> Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

### **Probe Circuit Control Pins**

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

### **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

# A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		3.0	3.6	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
$V_{\text{IH}}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
IIL	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = –500 μA	0.9V <sub>CC</sub>		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

# A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V <sub>CC</sub>		mA
IOH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V <sub>CC</sub> – V <sub>OUT</sub> )	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V <sub>CC</sub>	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V <sub>CC</sub>		mA
I <sub>OL(AC)</sub>		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V <sub>OUT</sub>	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V <sub>CC</sub>	
I <sub>CL</sub>	Low Clamp Current	$-3 < V_{IN} \le -1$	–25 + (V <sub>IN</sub> + 1)/0.015		mA
I <sub>CH</sub>	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V <sub>IN</sub> – V <sub>OUT</sub> – 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate <sup>3</sup>	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew <sub>F</sub>	Output Fall Slew Rate <sup>3</sup>	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns

### Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Table 1-13 shows capacitance values for various devices.

	A54SX08	A54SX16	A54SX16P	A54SX32
C <sub>EQM</sub> (pF)	4.0	4.0	4.0	4.0
C <sub>EQI</sub> (pF)	3.4	3.4	3.4	3.4
C <sub>EQO</sub> (pF)	4.7	4.7	4.7	4.7
C <sub>EQCR</sub> (pF)	1.6	1.6	1.6	1.6
C <sub>EQHV</sub>	0.615	0.615	0.615	0.615
C <sub>EQHF</sub>	60	96	96	140
r <sub>1</sub> (pF)	87	138	138	171
r <sub>2</sub> (pF)	87	138	138	171

 Table 1-13
 Capacitance Values for Devices

### Table 1-14 • Power Consumption Guidelines

## Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

## **Sample Power Calculation**

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Description	Power Consumption Guideline		
Logic Modules (m)	20% of modules		
Inputs Switching (n)	# inputs/4		
Outputs Switching (p)	# outputs/4		
First Routed Array Clock Loads (q <sub>1</sub> )	20% of register cells		
Second Routed Array Clock Loads (q <sub>2</sub> )	20% of register cells		
Load Capacitance (C <sub>L</sub> )	35 pF		
Average Logic Module Switching Rate (f <sub>m</sub> )	f/10		
Average Input Switching Rate (f <sub>n</sub> )	f/5		
Average Output Switching Rate (f <sub>p</sub> )	f/10		
Average First Routed Array Clock Rate (f <sub>q1</sub> )	f/2		
Average Second Routed Array Clock Rate (f <sub>q2</sub> )	f/2		
Average Dedicated Array Clock Rate (f <sub>s1</sub> )	f		
Dedicated Clock Array Clock Loads (s <sub>1</sub> )	20% of regular modules		

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) +  $P_{DC}$  (static power)

EQ 1-9

### **AC Power Dissipation**

 $P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$ 

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output Buffer} + \\ (0.5 & (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 & (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 & (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature (T<sub>J</sub>)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = 
$$\Delta T + T_a$$

Where:

 $T_a = Ambient Temperature$ 

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$ 

- P = Power calculated from Estimating Power Consumption section
- $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

### **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}} = \frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}} = 2.86 \text{ W}$$

EQ 1-13

EQ 1-14

### Table 1-15 • Package Thermal Characteristics

Package Type	Pin Count	θ <sub>jc</sub>	θ <sub>ja</sub> Still Air	$^{ heta_{ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

Note: SX08 does not have a heat spreader.

### Table 1-16 • Temperature and Voltage Derating Factors\*

	Junction Temperature						
V <sub>CCA</sub>	-55	-40	0	25	70	85	125
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02

**Note:** \*Normalized to worst-case commercial,  $T_J = 70^{\circ}$ C,  $V_{CCA} = 3.0 V$ 

## **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

## Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

## **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.



### Table 1-17 A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,	V <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>A,</sub> V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
------------------------------------	--	--

		'-3' \$	Speed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Dedicated (Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'–3' Speed		'–2' Speed		'–1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
<b>R-Cell Timin</b>	<u>.</u> 1g									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

### Table 1-20 • A54SX32 Timing Characteristics (Continued)

### (Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Dedicated (Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.4		0.4		0.5	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>rckh</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>enhz</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

### Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

## **Pin Description**

### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

### GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.



# 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



	176-Pi	n TQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
33	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
34	I/O	I/O	I/O

	176-Pin TQFP								
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function						
35	I/O	I/O	I/O						
36	I/O	I/O	I/O						
37	I/O	I/O	I/O						
38	I/O	I/O	I/O						
39	I/O	I/O	I/O						
40	NC	I/O	I/O						
41	I/O	I/O	I/O						
42	NC	I/O	I/O						
43	I/O	I/O	I/O						
44	GND	GND	GND						
45	I/O	I/O	I/O						
46	I/O	I/O	I/O						
47	I/O	I/O	I/O						
48	I/O	I/O	I/O						
49	I/O	I/O	I/O						
50	I/O	I/O	I/O						
51	I/O	I/O	I/O						
52	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>						
53	I/O	I/O	I/O						
54	NC	I/O	I/O						
55	I/O	I/O	I/O						
56	I/O	I/O	I/O						
57	NC	I/O	I/O						
58	I/O	I/O	I/O						
59	I/O	I/O	I/O						
60	I/O	I/O	I/O						
61	I/O	I/O	I/O						
62	I/O	I/O	I/O						
63	I/O	I/O	I/O						
64	PRB, I/O	PRB, I/O	PRB, I/O						
65	GND	GND	GND						
66	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>						
67	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>						
68	I/O	I/O	I/O						



	176-Pi	n TQFP		176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
137	I/O	I/O	I/O	157	PRA, I/O	PRA, I/O	PRA, I/O			
138	I/O	I/O	I/O	158	I/O	I/O	I/O			
139	I/O	I/O	I/O	159	I/O	I/O	I/O			
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	160	I/O	I/O	I/O			
141	I/O	I/O	I/O	161	I/O	I/O	I/O			
142	I/O	I/O	I/O	162	I/O	I/O	I/O			
143	I/O	I/O	I/O	163	I/O	I/O	I/O			
144	I/O	I/O	I/O	164	I/O	I/O	I/O			
145	I/O	I/O	I/O	165	I/O	I/O	I/O			
146	I/O	I/O	I/O	166	I/O	I/O	I/O			
147	I/O	I/O	I/O	167	I/O	I/O	I/O			
148	I/O	I/O	I/O	168	NC	I/O	I/O			
149	I/O	I/O	I/O	169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
150	I/O	I/O	I/O	170	I/O	I/O	I/O			
151	I/O	I/O	I/O	171	NC	I/O	I/O			
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O			
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O			
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	174	I/O	I/O	I/O			
155	GND	GND	GND	175	I/O	I/O	I/O			
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	176	TCK, I/O	TCK, I/O	TCK, I/O			



313-Pi	n PBGA							
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
A1	GND	AC5	I/O	B10	I/O	E15	I/O	
A3	NC	AC7	I/O	B12	I/O	E17	I/O	
A5	I/O	AC9	I/O	B14	I/O	E19	I/O	
A7	I/O	AC11	I/O	B16	I/O	E21	I/O	
A9	I/O	AC13	V <sub>CCR</sub>	B18	I/O	E23	I/O	
A11	I/O	AC15	I/O	B20	I/O	E25	I/O	
A13	V <sub>CCR</sub>	AC17	I/O	B22	I/O	F2	I/O	
A15	I/O	AC19	I/O	B24	I/O	F4	I/O	
A17	I/O	AC21	I/O	C1	TDI, I/O	F6	NC	
A19	I/O	AC23	I/O	C3	I/O	F8	I/O	
A21	I/O	AC25	NC	C5	NC	F10	NC	
A23	NC	AD2	GND	С7	I/O	F12	I/O	
A25	GND	AD4	I/O	С9	I/O	F14	I/O	
AA1	I/O	AD6	V <sub>CCI</sub>	C11	I/O	F16	NC	
AA3	I/O	AD8	I/O	C13	V <sub>CCI</sub>	F18	I/O	
AA5	NC	AD10	I/O	C15	I/O	F20	I/O	
AA7	I/O	AD12	PRB, I/O	C17	I/O	F22	I/O	
AA9	NC	AD14	I/O	C19	V <sub>CCI</sub>	F24	I/O	
AA11	I/O	AD16	I/O	C21	I/O	G1	I/O	
AA13	I/O	AD18	I/O	C23	I/O	G3	TMS	
AA15	I/O	AD20	I/O	C25	NC	G5	I/O	
AA17	I/O	AD22	NC	D2	I/O	G7	I/O	
AA19	I/O	AD24	I/O	D4	NC	G9	V <sub>CCI</sub>	
AA21	I/O	AE1	NC	D6	I/O	G11	I/O	
AA23	NC	AE3	I/O	D8	I/O	G13	CLKB	
AA25	I/O	AE5	I/O	D10	I/O	G15	I/O	
AB2	NC	AE7	I/O	D12	I/O	G17	I/O	
AB4	NC	AE9	I/O	D14	I/O	G19	I/O	
AB6	I/O	AE11	I/O	D16	I/O	G21	I/O	
AB8	I/O	AE13	V <sub>CCA</sub>	D18	I/O	G23	I/O	
AB10	I/O	AE15	I/O	D20	I/O	G25	I/O	
AB12	I/O	AE17	I/O	D22	I/O	H2	I/O	
AB14	I/O	AE19	I/O	D24	NC	H4	I/O	
AB16	I/O	AE21	I/O	E1	I/O	H6	I/O	
AB18	V <sub>CCI</sub>	AE23	TDO, I/O	E3	NC	H8	I/O	
AB20	NC	AE25	GND	E5	I/O	H10	I/O	
AB22	I/O	B2	TCK, I/O	E7	I/O	H12	PRA, I/O	
AB24	I/O	B4	I/O	E9	I/O	H14	I/O	
AC1	I/O	B6	I/O	E11	I/O	H16	I/O	
AC3	I/O	B8	I/O	E13	V <sub>CCA</sub>	H18	NC	

313-Pi	n PBGA	313-Pi	n PBGA	313-Pi	n PBGA	313-Pi	PBGA	
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	
H20	I/O	L25	I/O	R5	I/O	V10	I/O	
H22	V <sub>CCI</sub>	M2	I/O	R7	I/O	V12	I/O	
H24	I/O	M4	I/O	R9	I/O	V14	I/O	
J1	I/O	M6	I/O	R11	I/O	V16	NC	
J3	I/O	M8	I/O	R13	GND	V18	I/O	
J5	I/O	M10	I/O	R15	I/O	V20	I/O	
J7	NC	M12	GND	R17	I/O	V22	V <sub>CCA</sub>	
J9	I/O	M14	GND	R19	I/O	V24	V <sub>CCI</sub>	
J11	I/O	M16	V <sub>CCI</sub>	R21	I/O	W1	I/O	
J13	CLKA	M18	I/O	R23	I/O	W3	I/O	
J15	I/O	M20	I/O	R25	I/O	W5	I/O	
J17	I/O	M22	I/O	T2	I/O	W7	NC	
J19	I/O	M24	I/O	T4	I/O	W9	I/O	
J21	GND	N1	I/O	Т6	I/O	W11	I/O	
J23	I/O	N3	V <sub>CCA</sub>	Т8	I/O	W13	V <sub>CCI</sub>	
J25	I/O	N5	V <sub>CCR</sub>	T10	I/O	W15	I/O	
К2	I/O	N7	I/O	T12	I/O	W17	I/O	
K4	I/O	N9	V <sub>CCI</sub>	T14	HCLK	W19	I/O	
K6	I/O	N11	GND	T16	I/O	W21	I/O	
K8	V <sub>CCI</sub>	N13	GND	T18	I/O	W23	I/O	
K10	I/O	N15	GND	T20	I/O	W25	I/O	
K12	I/O	N17	I/O	T22	I/O	Y2	I/O	
K14	I/O	N19	I/O	T24	I/O	Y4	I/O	
K16	I/O	N21	I/O	U1	I/O	Y6	I/O	
K18	I/O	N23	V <sub>CCR</sub>	U3	I/O	Y8	I/O	
K20	V <sub>CCA</sub>	N25	V <sub>CCA</sub>	U5	V <sub>CCI</sub>	Y10	I/O	
K22	I/O	P2	I/O	U7	I/O	Y12	I/O	
K24	I/O	P4	I/O	U9	I/O	Y14	I/O	
L1	I/O	P6	I/O	U11	I/O	Y16	I/O	
L3	I/O	P8	I/O	U13	I/O	Y18	I/O	
L5	I/O	P10	I/O	U15	I/O	Y20	NC	
L7	I/O	P12	GND	U17	I/O	Y22	I/O	
L9	I/O	P14	GND	U19	I/O	Y24	NC	
L11	I/O	P16	I/O	U21	I/O	<u> </u>		
L13	GND	P18	I/O	U23	I/O			
L15	I/O	P20	NC	U25	I/O			
L17	I/O	P22	I/O	V2	V <sub>CCA</sub>			
L19	I/O	P24	I/O	V4	I/O			
L21	I/O	R1	I/O	V6	I/O			
L23	I/O	R3	I/O	V8	I/O			