

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details


E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-tq144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Ordering Information**



## **Plastic Device Resources**

		User I/Os (including clock buffers)										
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin				
A54SX08	69	81	130	113	128	-	-	111				
A54SX16	-	81	175	-	147	-	-	-				
A54SX16P	-	81	175	113	147	-	-	-				
A54SX32	_	_	174	113	147	249	249	-				

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.



### Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

### **Module Organization**

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells. To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flipflops.





Figure 1-3 • C-Cell



*Figure 1-4* • Cluster Organization

## PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 •	A54SX16P DC Specifications (5.0 V PCI Operation)	
-------------	--	--

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μA
IIL	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -2 mA	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



## **Power-Up Sequencing**

Table 1-10Power-Up Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Up Sequence	Comments
A54SX08, A549	X16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

*Note:* No inputs should be driven (high or low) before completion of power-up.

## **Power-Down Sequencing**

#### Table 1-11Power-Down Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Down Sequence	Comments
A54SX08, A549	5X16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
A54SX16P			·	
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

**Note:** No inputs should be driven (high or low) after the beginning of the power-down sequence.

## **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

## **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

### Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

## **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

#### Table 1-18 A54SX16 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V	/ <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>CA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
--------------------------------------	--	---

		'-3' !	Speed	'-2' :	Speed	'-1' :	Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

### A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

			5peed	'-2' \$	'-2' Speed		5peed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
<b>R-Cell Timir</b>	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	put Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

#### Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	, V <sub>CCR</sub> = 4.75 V, V <sub>C</sub>	<sub>CCA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
-----------------------------------	---	--

		'-3'	'–3' Speed			'-1' 9	5peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Out	put Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

### **Pin Description**

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

#### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

#### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

#### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.



# Package Pin Assignments

## 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

#### Note

84-Pin	84-Pin PLCC						
Pin Number	A54SX08 Function						
1	V <sub>CCR</sub>						
2	GND						
3	V <sub>CCA</sub>						
4	PRA, I/O						
5	I/O						
6	I/O						
7	V <sub>CCI</sub>						
8	I/O						
9	I/O						
10	I/O						
11	TCK, I/O						
12	TDI, I/O						
13	I/O						
14	I/O						
15	I/O						
16	TMS						
17	I/O						
18	I/O						
19	I/O						
20	I/O						
21	I/O						
22	I/O						
23	I/O						
24	I/O						
25	I/O						
26	I/O						
27	GND						
28	V <sub>CCI</sub>						
29	I/O						
30	I/O						
31	I/O						
32	I/O						
33	I/O						
34	I/O						
35	I/O						

84-Pin PLCC				
Pin Number	A54SX08 Function			
36	I/O			
37	I/O			
38	I/O			
39	I/O			
40	PRB, I/O			
41	V <sub>CCA</sub>			
42	GND			
43	V <sub>CCR</sub>			
44	I/O			
45	HCLK			
46	I/O			
47	I/O			
48	I/O			
49	I/O			
50	I/O			
51	I/O			
52	TDO, I/O			
53	I/O			
54	I/O			
55	I/O			
56	I/O			
57	I/O			
58	I/O			
59	V <sub>CCA</sub>			
60	V <sub>CCI</sub>			
61	GND			
62	I/O			
63	I/O			
64	I/O			
65	I/O			
66	I/O			
67	I/O			
68	V <sub>CCA</sub>			
69	GND			
70	I/O			

84-Pin PLCC					
Pin Number	A54SX08 Function				
71	I/O				
72	I/O				
73	I/O				
74	I/O				
75	I/O				
76	I/O				
77	I/O				
78	I/O				
79	I/O				
80	I/O				
81	I/O				
82	I/O				
83	CLKA				
84	CLKB				

208-Pin PQFP				208-Pin PQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
1	GND	GND	GND	37	I/O	I/O	I/O	
2	TDI, I/O	TDI, I/O	TDI, I/O	38	I/O	I/O	I/O	
3	I/O	I/O	I/O	39	NC	I/O	I/O	
4	NC	I/O	I/O	40	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
5	I/O	I/O	I/O	41	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
6	NC	I/O	I/O	42	I/O	I/O	I/O	
7	I/O	I/O	I/O	43	I/O	I/O	I/O	
8	I/O	I/O	I/O	44	I/O	I/O	I/O	
9	I/O	I/O	I/O	45	I/O	I/O	I/O	
10	I/O	I/O	I/O	46	I/O	I/O	I/O	
11	TMS	TMS	TMS	47	I/O	I/O	I/O	
12	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	48	NC	I/O	I/O	
13	I/O	I/O	I/O	49	I/O	I/O	I/O	
14	NC	I/O	I/O	50	NC	I/O	I/O	
15	I/O	I/O	I/O	51	I/O	I/O	I/O	
16	I/O	I/O	I/O	52	GND	GND	GND	
17	NC	I/O	I/O	53	I/O	I/O	I/O	
18	I/O	I/O	I/O	54	I/O	I/O	I/O	
19	I/O	I/O	I/O	55	I/O	I/O	I/O	
20	NC	I/O	I/O	56	I/O	I/O	I/O	
21	I/O	I/O	I/O	57	I/O	I/O	I/O	
22	I/O	I/O	I/O	58	I/O	I/O	I/O	
23	NC	I/O	I/O	59	I/O	I/O	I/O	
24	I/O	I/O	I/O	60	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
25	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	61	NC	I/O	I/O	
26	GND	GND	GND	62	I/O	I/O	I/O	
27	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	63	I/O	I/O	I/O	
28	GND	GND	GND	64	NC	I/O	I/O	
29	I/O	I/O	I/O	65*	I/O	I/O	NC*	
30	I/O	I/O	I/O	66	I/O	I/O	I/O	
31	NC	I/O	I/O	67	NC	I/O	I/O	
32	I/O	I/O	I/O	68	I/O	I/O	I/O	
33	I/O	I/O	I/O	69	I/O	I/O	I/O	
34	I/O	I/O	I/O	70	NC	I/O	I/O	
35	NC	I/O	I/O	71	I/O	I/O	I/O	
36	I/O	I/O	I/O	72	I/O	I/O	I/O	

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

## 176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

### Note

176-Pin TQFP				176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
69	HCLK	HCLK	HCLK	103	I/O	I/O	I/O	
70	I/O	I/O	I/O	104	I/O	I/O	I/O	
71	I/O	I/O	I/O	105	I/O	I/O	I/O	
72	I/O	I/O	I/O	106	I/O	I/O	I/O	
73	I/O	I/O	I/O	107	I/O	I/O	I/O	
74	I/O	I/O	I/O	108	GND	GND	GND	
75	I/O	I/O	I/O	109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
76	I/O	I/O	I/O	110	GND	GND	GND	
77	I/O	I/O	I/O	111	I/O	I/O	I/O	
78	I/O	I/O	I/O	112	I/O	I/O	I/O	
79	NC	I/O	I/O	113	I/O	I/O	I/O	
80	I/O	I/O	I/O	114	I/O	I/O	I/O	
81	NC	I/O	I/O	115	I/O	I/O	I/O	
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	116	I/O	I/O	I/O	
83	I/O	I/O	I/O	117	I/O	I/O	I/O	
84	I/O	I/O	I/O	118	NC	I/O	I/O	
85	I/O	I/O	I/O	119	I/O	I/O	I/O	
86	I/O	I/O	I/O	120	NC	I/O	I/O	
87	TDO, I/O	TDO, I/O	TDO, I/O	121	NC	I/O	I/O	
88	I/O	I/O	I/O	122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	
89	GND	GND	GND	123	GND	GND	GND	
90	NC	I/O	I/O	124	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
91	NC	I/O	I/O	125	I/O	I/O	I/O	
92	I/O	I/O	I/O	126	I/O	I/O	I/O	
93	I/O	I/O	I/O	127	I/O	I/O	I/O	
94	I/O	I/O	I/O	128	I/O	I/O	I/O	
95	I/O	I/O	I/O	129	I/O	I/O	I/O	
96	I/O	I/O	I/O	130	I/O	I/O	I/O	
97	I/O	I/O	I/O	131	NC	I/O	I/O	
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	132	NC	I/O	I/O	
99	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	133	GND	GND	GND	
100	I/O	I/O	I/O	134	I/O	I/O	I/O	
101	I/O	I/O	I/O	135	I/O	I/O	I/O	
102	I/O	I/O	I/O	136	I/O	I/O	I/O	



176-Pin TQFP				176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
137	I/O	I/O	I/O	157	PRA, I/O	PRA, I/O	PRA, I/O	
138	I/O	I/O	I/O	158	I/O	I/O	I/O	
139	I/O	I/O	I/O	159	I/O	I/O	I/O	
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	160	I/O	I/O	I/O	
141	I/O	I/O	I/O	161	I/O	I/O	I/O	
142	I/O	I/O	I/O	162	I/O	I/O	I/O	
143	I/O	I/O	I/O	163	I/O	I/O	I/O	
144	I/O	I/O	I/O	164	I/O	I/O	I/O	
145	I/O	I/O	I/O	165	I/O	I/O	I/O	
146	I/O	I/O	I/O	166	I/O	I/O	I/O	
147	I/O	I/O	I/O	167	I/O	I/O	I/O	
148	I/O	I/O	I/O	168	NC	I/O	I/O	
149	I/O	I/O	I/O	169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	
150	I/O	I/O	I/O	170	I/O	I/O	I/O	
151	I/O	I/O	I/O	171	NC	I/O	I/O	
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O	
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O	
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	174	I/O	I/O	I/O	
155	GND	GND	GND	175	I/O	I/O	I/O	
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	176	TCK, I/O	TCK, I/O	TCK, I/O	

## 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

### Note

## 313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

### Note

144-Pin FBGA		144-Pin FBGA		144-Pin FBGA		144-Pin FBGA	
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function
A1	I/O	D1	I/O	G1	I/O	K1	I/O
A2	I/O	D2	V <sub>CCI</sub>	G2	GND	K2	I/O
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O
A4	I/O	D4	I/O	G4	I/O	К4	I/O
A5	V <sub>CCA</sub>	D5	I/O	G5	GND	K5	I/O
A6	GND	D6	I/O	G6	GND	К6	I/O
A7	CLKA	D7	I/O	G7	GND	К7	GND
A8	I/O	D8	I/O	G8	V <sub>CCI</sub>	K8	I/O
A9	I/O	D9	I/O	G9	I/O	К9	I/O
A10	I/O	D10	I/O	G10	I/O	K10	GND
A11	I/O	D11	I/O	G11	I/O	K11	I/O
A12	I/O	D12	I/O	G12	I/O	K12	I/O
B1	I/O	E1	I/O	H1	I/O	L1	GND
B2	GND	E2	I/O	H2	I/O	L2	I/O
B3	I/O	E3	I/O	H3	I/O	L3	I/O
B4	I/O	E4	I/O	H4	I/O	L4	I/O
B5	I/O	E5	TMS	H5	V <sub>CCA</sub>	L5	I/O
B6	I/O	E6	V <sub>CCI</sub>	H6	V <sub>CCA</sub>	L6	I/O
B7	CLKB	E7	V <sub>CCI</sub>	H7	V <sub>CCI</sub>	L7	HCLK
B8	I/O	E8	V <sub>CCI</sub>	H8	V <sub>CCI</sub>	L8	I/O
B9	I/O	E9	V <sub>CCA</sub>	H9	V <sub>CCA</sub>	L9	I/O
B10	I/O	E10	I/O	H10	I/O	L10	I/O
B11	GND	E11	GND	H11	I/O	L11	I/O
B12	I/O	E12	I/O	H12	V <sub>CCR</sub>	L12	I/O
C1	I/O	F1	I/O	J1	I/O	M1	I/O
C2	I/O	F2	I/O	J2	I/O	M2	I/O
C3	TCK, I/O	F3	V <sub>CCR</sub>	J3	I/O	M3	I/O
C4	I/O	F4	I/O	J4	I/O	M4	I/O
C5	I/O	F5	GND	J5	I/O	M5	I/O
C6	PRA, I/O	F6	GND	J6	PRB, I/O	M6	I/O
C7	I/O	F7	GND	J7	I/O	M7	V <sub>CCA</sub>
C8	I/O	F8	V <sub>CCI</sub>	J8	I/O	M8	I/O
С9	I/O	F9	1/0	J9	I/O	M9	I/O
C10	I/O	F10	GND	J10	I/O	M10	I/O
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O
C12	I/O	F12	I/O	J12	V <sub>CCA</sub>	M12	I/O

# **Datasheet Information**

## List of Changes

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	Changes in Current Version (v3.2)	Page		
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii		
(June 2003)	The Product Plan was removed since all products have been released.			
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6		
	The "Dedicated Test Mode" section is new.	1-6		
	The "Programming" section is new.	1-7		
	A note was added to the "Power-Up Sequencing" table.	1-15		
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15		
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17		
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7		
	Table 1-1 was updated.	1-5		

## **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Unmarked (production)

This datasheet version contains information that is considered to be final.

### **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.