

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	- ·
Total RAM Bits	-
Number of I/O	147
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-tq176i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	_	-	111
A54SX16	-	81	175	-	147	-	-	-
A54SX16P	-	81	175	113	147	-	-	-
A54SX32	-	_	174	113	147	249 249		-

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.



Figure 1-1 • SX Family Interconnect Elements



Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells. To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flipflops.



Figure 1-3 • C-Cell



Figure 1-4 • Cluster Organization

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.



Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters



Figure 1-6 • **DirectConnect and FastConnect for Type 2 SuperClusters**

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 •	Boundary	Scan Pin	Functionality
-------------	----------	----------	---------------

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)				
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.				
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 $k\Omega$ on TMS.				

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence[®] Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.





Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions *Table 1-3* • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V _{CCA} ²	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
VI	Input Voltage	–0.5 to + 5.5	V
V _O	Output Voltage	-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	-30 to + 5.0	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
1		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{-1}$	-12V _{CC}		mA
'OH(AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	–17.1 + (V _{CC} – V _{OUT})	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7 V_{CC}^2$		-32V _{CC}	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V _{CC}		mA
'OL(AC)		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V _{OUT}	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18 V_{CC}^2$		38V _{CC}	
I _{CL}	Low Clamp Current	$-3 < V_{IN} \leq -1$	-25 + (V _{IN} + 1)/0.015		mA
I _{CH}	High Clamp Current	$-3 < V_{IN} \leq -1$	25 + (V _{IN} – V _{OUT} – 1)/0.015		mA
slew _R	Output Rise Slew Rate ³	$0.2V_{CC}$ to $0.6V_{CC}$ load	1	4	V/ns
slew _F	Output Fall Slew Rate ³	$0.6V_{CC}$ to $0.2V_{CC}$ load	1	4	V/ns

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.

2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.





Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.

Voltage Out

Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

 $I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$ for V_{CC} > V_{OUT} > 0.7 V_{CC} $I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$ for 0 V < V_{OUT} < 0.18 V_{CC}

EQ 1-3

EQ 1-4



Power-Up Sequencing

Table 1-10Power-Up Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Up Sequence	Comments						
A54SX08, A54SX16, A54SX32										
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device						
			3.3 V First 5.0 V Second	Possible damage to device						
A54SX16P	-									
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device						
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device						
			3.3 V First 5.0 V Second	Possible damage to device						
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device						
			3.3 V First 5.0 V Second	No possible damage to device						

Note: No inputs should be driven (high or low) before completion of power-up.

Power-Down Sequencing

Table 1-11Power-Down Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Down Sequence	Comments					
A54SX08, A54SX16, A54SX32									
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device					
			3.3 V First 5.0 V Second	No possible damage to device					
A54SX16P	-								
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device					
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device					
			3.3 V First 5.0 V Second	No possible damage to device					
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device					
			3.3 V First 5.0 V Second	No possible damage to device					

Note: No inputs should be driven (high or low) after the beginning of the power-down sequence.

A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' 9	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{RD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-18 A54SX16 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	$V_{CCR} = 4.75 V, V_{CCR}$	_{CA} ,V _{CCI} = 3.0 V, T _J = 70°C)
-----------------------------------	-----------------------------	---

		'-3' \$	Speed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

Table 1-19 • A54SX16P Timing Characteristics (Continued)

(Worst-Case Commercial Conditions	, V _{CCR} = 4.75 V, V _{CCA}	_A ,V _{CCI} = 3.0 V, Τ _J = 70°C)
-----------------------------------	---	--

	'-3' Speed '-2' Speed '-1' S		Speed	'Std' Speed						
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
TTL/PCI Output Module Timing										
t _{DLH}	Data-to-Pad LOW to HIGH		1.5		1.7		2.0		2.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.9		2.2		2.4		2.9	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.3		2.6		3.0		3.5	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.5		1.7		1.9		2.3	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.7		3.1		3.5		4.1	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns
PCI Output Module Timing ³										
t _{DLH}	Data-to-Pad LOW to HIGH		1.8		2.0		2.3		2.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.7		2.0		2.2		2.6	ns
t _{ENZL}	Enable-to-Pad, Z to L		0.8		1.0		1.1		1.3	ns
t _{ENZH}	Enable-to-Pad, Z to H		1.2		1.2		1.5		1.8	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.0		1.1		1.3		1.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.1		1.3		1.5		1.7	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.1		2.5		2.8		3.3	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.0		2.3		2.6		3.1	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.5		2.9		3.2		3.8	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.0		3.5		3.9		4.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.1		3.6	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.9		3.3		3.7		4.4	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.



Package Pin Assignments

84-Pin PLCC



Figure 2-1 • 84-Pin PLCC (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

84-Pin PLCC					
Pin Number	A54SX08 Function				
1	V _{CCR}				
2	GND				
3	V _{CCA}				
4	PRA, I/O				
5	I/O				
6	I/O				
7	V _{CCI}				
8	I/O				
9	I/O				
10	I/O				
11	TCK, I/O				
12	TDI, I/O				
13	I/O				
14	I/O				
15	I/O				
16	TMS				
17	I/O				
18	I/O				
19	I/O				
20	I/O				
21	I/O				
22	I/O				
23	I/O				
24	I/O				
25	I/O				
26	I/O				
27	GND				
28	V _{CCI}				
29	I/O				
30	I/O				
31	I/O				
32	I/O				
33	I/O				
34	I/O				
35	I/O				

A54SX08 Function 36 I/O 37 I/O 38 I/O 39 I/O 40 PRB, I/O 41 V _{CCA} 42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	04-11	1 PLCC			
36 I/O 37 I/O 38 I/O 39 I/O 40 PRB, I/O 41 V _{CCA} 42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 50 I/O 51 I/O 53 I/O 54 I/O	Pin Number	A54SX08 Function			
37 VO 38 VO 39 VO 40 PRB, VO 41 V _{CCA} 42 GND 43 V _{CCR} 44 VO 45 HCLK 46 VO 47 VO 48 VO 50 VO 51 I/O 52 TDO, I/O 53 I/O 54 I/O	36	I/O			
38 I/O 39 I/O 40 PRB, I/O 41 V _{CCA} 42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	37	I/O			
39 I/O 40 PRB, I/O 41 V _{CCA} 42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	38	I/O			
40 PRB, I/O 41 V _{CCA} 42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	39	I/O			
41 V _{CCA} 42 GND 43 V _{CCR} 44 VO 45 HCLK 46 I/O 47 I/O 48 VO 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	40	PRB, I/O			
42 GND 43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	41	V _{CCA}			
43 V _{CCR} 44 I/O 45 HCLK 46 I/O 47 I/O 48 I/O 49 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	42	GND			
44 VO 45 HCLK 46 I/O 47 VO 48 VO 49 I/O 50 I/O 51 VO 52 TDO, I/O 53 I/O 54 I/O	43	V _{CCR}			
45 HCLK 46 I/O 47 I/O 48 I/O 49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	44	I/O			
46 I/O 47 I/O 48 I/O 49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	45	HCLK			
47 I/O 48 I/O 49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O	46	I/O			
48 I/O 49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O 55 I/O	47	I/O			
49 I/O 50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O 55 I/O	48	I/O			
50 I/O 51 I/O 52 TDO, I/O 53 I/O 54 I/O 55 I/O	49	I/O			
51 I/O 52 TDO, I/O 53 I/O 54 I/O 55 I/O	50	I/O			
52 TDO, I/O 53 I/O 54 I/O 55 I/O	51	I/O			
53 I/O 54 I/O 55 I/O	52	TDO, I/O			
54 I/O 55 I/O	53	I/O			
55 I/O	54	I/O			
	55	I/O			
56 I/O	56	I/O			
57 I/O	57	I/O			
58 I/O	58	I/O			
59 V _{CCA}	59	V _{CCA}			
60 V _{CCI}	60	V _{CCI}			
61 GND	61	GND			
62 I/O	62	I/O			
63 I/O	63	I/O			
64 I/O	64	I/O			
65 I/O	65	I/O			
66 I/O	66	I/O			
67 I/O	67	I/O			
68 V _{CCA}	68	V _{CCA}			
69 GND	69	GND			
70 I/O	70	I/O			

84-Pin PLCC						
Pin Number	A54SX08 Function					
71	I/O					
72	I/O					
73	I/O					
74	I/O					
75	I/O					
76	I/O					
77	I/O					
78	I/O					
79	I/O					
80	I/O					
81	I/O					
82	I/O					
83	CLKA					
84	CLKB					



176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	NC	I/O	I/O			
4	I/O	I/O	I/O			
5	I/O	I/O	I/O			
6	I/O	I/O	I/O			
7	I/O	I/O	I/O			
8	I/O	I/O	I/O			
9	I/O	I/O	I/O			
10	TMS	TMS	TMS			
11	V _{CCI}	V _{CCI}	V _{CCI}			
12	NC	I/O	I/O			
13	I/O	I/O	I/O			
14	I/O	I/O	I/O			
15	I/O	I/O	I/O			
16	I/O	I/O	I/O			
17	I/O	I/O	I/O			
18	I/O	I/O	I/O			
19	I/O	I/O	I/O			
20	I/O	I/O	I/O			
21	GND	GND	GND			
22	V _{CCA}	V _{CCA}	V _{CCA}			
23	GND	GND	GND			
24	I/O	I/O	I/O			
25	I/O	I/O	I/O			
26	I/O	I/O	I/O			
27	I/O	I/O	I/O			
28	I/O	I/O	I/O			
29	I/O	I/O	I/O			
30	I/O	I/O	I/O			
31	I/O	I/O	I/O			
32	V _{CCI}	V _{CCI}	V _{CCI}			
33	V _{CCA}	V _{CCA}	V _{CCA}			
34	I/O	I/O	I/O			

176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
35	I/O	I/O	I/O			
36	I/O	I/O	I/O			
37	I/O	I/O	I/O			
38	I/O	I/O	I/O			
39	I/O	I/O	I/O			
40	NC	I/O	I/O			
41	I/O	I/O	I/O			
42	NC	I/O	I/O			
43	I/O	I/O	I/O			
44	GND	GND	GND			
45	I/O	I/O	I/O			
46	I/O	I/O	I/O			
47	I/O	I/O	I/O			
48	I/O	I/O	I/O			
49	I/O	I/O	I/O			
50	I/O	I/O	I/O			
51	I/O	I/O	I/O			
52	V _{CCI}	V _{CCI}	V _{CCI}			
53	I/O	I/O	I/O			
54	NC	I/O	I/O			
55	I/O	I/O	I/O			
56	I/O	I/O	I/O			
57	NC	I/O	I/O			
58	I/O	I/O	I/O			
59	I/O	I/O	I/O			
60	I/O	I/O	I/O			
61	I/O	I/O	I/O			
62	I/O	I/O	I/O			
63	I/O	I/O	I/O			
64	PRB, I/O	PRB, I/O	PRB, I/O			
65	GND	GND	GND			
66	V _{CCA}	V _{CCA}	V _{CCA}			
67	V _{CCR}	V _{CCR}	V _{CCR}			
68	I/O	I/O	I/O			

176-Pin TQFP			176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
69	HCLK	HCLK	HCLK	103	I/O	I/O	I/O
70	I/O	I/O	I/O	104	I/O	I/O	I/O
71	I/O	I/O	I/O	105	I/O	I/O	I/O
72	I/O	I/O	I/O	106	I/O	I/O	I/O
73	I/O	I/O	I/O	107	I/O	I/O	I/O
74	I/O	I/O	I/O	108	GND	GND	GND
75	I/O	I/O	I/O	109	V _{CCA}	V _{CCA}	V _{CCA}
76	I/O	I/O	I/O	110	GND	GND	GND
77	I/O	I/O	I/O	111	I/O	I/O	I/O
78	I/O	I/O	I/O	112	I/O	I/O	I/O
79	NC	I/O	I/O	113	I/O	I/O	I/O
80	I/O	I/O	I/O	114	I/O	I/O	I/O
81	NC	I/O	I/O	115	I/O	I/O	I/O
82	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O
83	I/O	I/O	I/O	117	I/O	I/O	I/O
84	I/O	I/O	I/O	118	NC	I/O	I/O
85	I/O	I/O	I/O	119	I/O	I/O	I/O
86	I/O	I/O	I/O	120	NC	I/O	I/O
87	TDO, I/O	TDO, I/O	TDO, I/O	121	NC	I/O	I/O
88	I/O	I/O	I/O	122	V_{CCA}	V _{CCA}	V _{CCA}
89	GND	GND	GND	123	GND	GND	GND
90	NC	I/O	I/O	124	V _{CCI}	V _{CCI}	V _{CCI}
91	NC	I/O	I/O	125	I/O	I/O	I/O
92	I/O	I/O	I/O	126	I/O	I/O	I/O
93	I/O	I/O	I/O	127	I/O	I/O	I/O
94	I/O	I/O	I/O	128	I/O	I/O	I/O
95	I/O	I/O	I/O	129	I/O	I/O	I/O
96	I/O	I/O	I/O	130	I/O	I/O	I/O
97	I/O	I/O	I/O	131	NC	I/O	I/O
98	V _{CCA}	V _{CCA}	V _{CCA}	132	NC	I/O	I/O
99	V _{CCI}	V _{CCI}	V _{CCI}	133	GND	GND	GND
100	I/O	I/O	I/O	134	I/O	I/O	I/O
101	I/O	I/O	I/O	135	1/0	I/O	I/O
102	I/O	I/O	I/O	136	I/O	I/O	I/O

313-Pin PBGA



Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



144-Pin FBGA



Figure 2-8 • 144-Pin FBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488