



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1452 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 113 |
| Number of Gates | 24000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx16p-tqg144 |

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timing-driven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

| Device | V _{CCA} | V _{CCI} | V _{CCR} | Maximum Input Tolerance | Maximum Output Drive |
|-------------------------------|------------------|------------------|------------------|-------------------------|----------------------|
| A54SX08 A54SX16 A54SX32 | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| A54SX16-P* | 3.3 V | 3.3 V | 3.3 V | 3.3 V | 3.3 V |
| | 3.3 V | 3.3 V | 5.0 V | 5.0 V | 3.3 V |
| | 3.3 V | 5.0 V | 5.0 V | 5.0 V | 5.0 V |

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------|------------------------------------|--|-------------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 0.3V_{CC}^1$ | | | mA |
| | | $0.3V_{CC} \leq V_{OUT} < 0.9V_{CC}^1$ | $-12V_{CC}$ | | mA |
| | | $0.7V_{CC} < V_{OUT} < V_{CC}^{1,2}$ | $-17.1 + (V_{CC} - V_{OUT})$ | EQ 1-3 on page 1-14 | |
| | (Test Point) | $V_{OUT} = 0.7V_{CC}^2$ | | $-32V_{CC}$ | mA |
| $I_{OL(AC)}$ | Switching Current High | $V_{CC} > V_{OUT} \geq 0.6V_{CC}^1$ | | | mA |
| | | $0.6V_{CC} > V_{OUT} > 0.1V_{CC}^1$ | $16V_{CC}$ | | mA |
| | | $0.18V_{CC} > V_{OUT} > 0^{1,2}$ | $26.7V_{OUT}$ | EQ 1-4 on page 1-14 | mA |
| | (Test Point) | $V_{OUT} = 0.18V_{CC}^2$ | | $38V_{CC}$ | |
| I_{CL} | Low Clamp Current | $-3 < V_{IN} \leq -1$ | $-25 + (V_{IN} + 1)/0.015$ | | mA |
| I_{CH} | High Clamp Current | $-3 < V_{IN} \leq -1$ | $25 + (V_{IN} - V_{OUT} - 1)/0.015$ | | mA |
| $slew_R$ | Output Rise Slew Rate ³ | $0.2V_{CC}$ to $0.6V_{CC}$ load | 1 | 4 | V/ns |
| $slew_F$ | Output Fall Slew Rate ³ | $0.6V_{CC}$ to $0.2V_{CC}$ load | 1 | 4 | V/ns |

Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$$

for $V_{CC} > V_{OUT} > 0.7 V_{CC}$

EQ 1-3

$$I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

for $0 V < V_{OUT} < 0.18 V_{CC}$

EQ 1-4

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 1-5

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

| I _{CC} | V _{CC} | Power |
|-----------------|-----------------|---------|
| 4 mA | 3.6 V | 14.4 mW |

The DC power dissipation is defined in EQ 1-6.

$$P_{\text{DC}} = (I_{\text{standby}}) \times V_{\text{CCA}} + (I_{\text{standby}}) \times V_{\text{CCR}} + (I_{\text{standby}}) \times V_{\text{CCI}} + xV_{\text{OL}} \times I_{\text{OL}} + y(V_{\text{CCI}} - V_{\text{OH}}) \times V_{\text{OH}}$$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-7

$$P_{\text{AC}} = V_{\text{CCA}}^2 \times [(m \times C_{\text{EQM}} \times f_m)_{\text{Module}} + (n \times C_{\text{EQI}} \times f_n)_{\text{Input Buffer}} + (p \times (C_{\text{EQO}} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 \times (q_1 \times C_{\text{EQCR}} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 \times (q_2 \times C_{\text{EQCR}} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 \times (s_1 \times C_{\text{EQHV}} \times f_{s1}) + (C_{\text{EQHF}} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-8

Definition of Terms Used in Formula

- m = Number of logic modules switching at f_m
- n = Number of input buffers switching at f_n
- p = Number of output buffers switching at f_p
- q₁ = Number of clock loads on the first routed array clock
- q₂ = Number of clock loads on the second routed array clock
- x = Number of I/Os at logic low
- y = Number of I/Os at logic high
- r₁ = Fixed capacitance due to first routed array clock
- r₂ = Fixed capacitance due to second routed array clock
- s₁ = Number of clock loads on the dedicated array clock
- C_{EQM} = Equivalent capacitance of logic modules in pF
- C_{EQI} = Equivalent capacitance of input buffers in pF
- C_{EQO} = Equivalent capacitance of output buffers in pF
- C_{EQCR} = Equivalent capacitance of routed array clock in pF
- C_{EQHV} = Variable capacitance of dedicated array clock
- C_{EQHF} = Fixed capacitance of dedicated array clock
- C_L = Output lead capacitance in pF
- f_m = Average logic module switching rate in MHz
- f_n = Average input buffer switching rate in MHz
- f_p = Average output buffer switching rate in MHz
- f_{q1} = Average first routed array clock rate in MHz
- f_{q2} = Average second routed array clock rate in MHz
- f_{s1} = Average dedicated array clock rate in MHz

Step 1: Define Terms Used in Formula

| | | |
|---|------------|-----------|
| Module | V_{CCA} | 3.3 |
| Number of logic modules switching at f_m (Used 50%) | m | 264 |
| Average logic modules switching rate f_m (MHz) (Guidelines: $f/10$) | f_m | 20 |
| Module capacitance C_{EQM} (pF) | C_{EQM} | 4.0 |
| Input Buffer | | |
| Number of input buffers switching at f_n | n | 1 |
| Average input switching rate f_n (MHz) (Guidelines: $f/5$) | f_n | 40 |
| Input buffer capacitance C_{EQI} (pF) | C_{EQI} | 3.4 |
| Output Buffer | | |
| Number of output buffers switching at f_p | p | 1 |
| Average output buffers switching rate f_p (MHz) (Guidelines: $f/10$) | f_p | 20 |
| Output buffers buffer capacitance C_{EQO} (pF) | C_{EQO} | 4.7 |
| Output Load capacitance C_L (pF) | C_L | 35 |
| RCLKA | | |
| Number of Clock loads q_1 | q_1 | 528 |
| Capacitance of routed array clock (pF) | C_{EQCR} | 1.6 |
| Average clock rate (MHz) | f_{q1} | 200 |
| Fixed capacitance (pF) | r_1 | 138 |
| RCLKB | | |
| Number of Clock loads q_2 | q_2 | 0 |
| Capacitance of routed array clock (pF) | C_{EQCR} | 1.6 |
| Average clock rate (MHz) | f_{q2} | 0 |
| Fixed capacitance (pF) | r_2 | 138 |
| HCLK | | |
| Number of Clock loads | s_1 | 0 |
| Variable capacitance of dedicated array clock (pF) | C_{EQHV} | 0.61 5 |
| Fixed capacitance of dedicated array clock (pF) | C_{EQHF} | 96 |
| Average clock rate (MHz) | f_{s1} | 0 |

Step 2: Calculate Dynamic Power Consumption

| | |
|--|----------|
| $V_{CCA} \times V_{CCA}$ | 10.89 |
| $m \times f_m \times C_{EQM}$ | 0.02112 |
| $n \times f_n \times C_{EQI}$ | 0.000136 |
| $p \times f_p \times (C_{EQO} + C_L)$ | 0.000794 |
| $0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$ | 0.11208 |
| $0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$ | 0 |
| $0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$ | 0 |
| $P_{AC} = 1.461 \text{ W}$ | |

Step 3: Calculate DC Power Dissipation**DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use $P_{DC} = (I_{standby}) \times V_{CCA}$. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

Step 4: Calculate Total Power Consumption

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

The diagram illustrates the timing of a 2-stage pipeline. It is divided into four main sections: Input Delays, Internal Delays, Predicted Routing Delays, and Output Delays.

- Input Delays:** An I/O Module (dashed box) contains an input buffer with delay $t_{INY} = 1.5 \text{ ns}$. The signal then enters a Combinatorial Cell with propagation delay $t_{PD} = 0.6 \text{ ns}$.
- Internal Delays:** The signal passes through a Register Cell (dashed box) with setup time $t_{SUD} = 0.5 \text{ ns}$, hold time $t_{HD} = 0.0 \text{ ns}$, and recovery time $t_{RCO} = 0.8 \text{ ns}$. The output of the first register is the input to the second Combinatorial Cell.
- Predicted Routing Delays:** The signal passes through a second Register Cell with similar timing parameters ($t_{RD1} = 0.3 \text{ ns}$, $t_{RCO} = 0.8 \text{ ns}$) and then through a Combinatorial Cell with delay $t_{PD} = 0.6 \text{ ns}$.
- Output Delays:** The signal passes through an I/O Module (dashed box) containing an output driver with delay $t_{DHL} = 1.6 \text{ ns}$.

Two clock sources are shown at the bottom:

- Routed Clock:** A clock signal with delay $t_{RCKH} = 1.5 \text{ ns}$ (100% Load) and frequency $F_{MAX} = 250 \text{ MHz}$.
- Hardwired Clock:** A clock signal with delay $t_{HCKH} = 1.0 \text{ ns}$ and frequency $F_{HMAX} = 320 \text{ MHz}$.

Figure 1-12 • SX Timing Model

Routed Clock

EQ 1-15

EQ 1-17

Clock-to-Out (Pin-to-Pin)

EQ 1-16

EQ 1-18

Table 1-17 • A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|---|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.0 | | 1.1 | | 1.3 | | 1.5 | | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | 350 | | 320 | | 280 | | 240 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell Input) | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 2.0 | | 2.3 | | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 1.5 | | 1.8 | | 2.0 | | 2.3 | | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | 0.1 | | 0.2 | | 0.2 | | 0.2 | | ns |
| t _{RCKSW} | Maximum Skew (50% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| t _{RCKSW} | Maximum Skew (100% load) | 0.3 | | 0.3 | | 0.4 | | 0.4 | | ns |
| TTL Output Module Timing ¹ | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-18 • A54SX16 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|---|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.2 | | 1.4 | | 1.5 | | 1.8 | | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.2 | | 1.4 | | 1.6 | | 1.9 | | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | 0.2 | | 0.2 | | 0.3 | | 0.3 | | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | 350 | | 320 | | 280 | | 240 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 1.6 | | 1.8 | | 2.1 | | 2.5 | | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.5 | | 2.8 | | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 1.8 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 2.0 | | 2.2 | | 2.5 | | 3.0 | | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | 0.5 | | 0.5 | | 0.5 | | 0.7 | | ns |
| t _{RCKSW} | Maximum Skew (50% load) | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t _{RCKSW} | Maximum Skew (100% load) | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| TTL Output Module Timing ³ | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |

Notes:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

A54SX16P Timing Characteristics

Table 1-19 • **A54SX16P Timing Characteristics**
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays ¹ | | | | | | | | | | |
| t _{PD} | Internal Array Module | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| Predicted Routing Delays ² | | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{RD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{RD2} | FO = 2 Routing Delay | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| t _{RD3} | FO = 3 Routing Delay | 0.8 | | 0.9 | | 1.0 | | 1.2 | | ns |
| t _{RD4} | FO = 4 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t _{RD8} | FO = 8 Routing Delay | 1.9 | | 2.2 | | 2.5 | | 2.9 | | ns |
| t _{RD12} | FO = 12 Routing Delay | 2.8 | | 3.2 | | 3.7 | | 4.3 | | ns |
| R-Cell Timing | | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | 0.9 | | 1.1 | | 1.3 | | 1.4 | | ns |
| t _{CLR} | Asynchronous Clear-to-Q | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| Predicted Input Routing Delays ² | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{IRD2} | FO = 2 Routing Delay | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| t _{IRD3} | FO = 3 Routing Delay | 0.8 | | 0.9 | | 1.0 | | 1.2 | | ns |
| t _{IRD4} | FO = 4 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t _{IRD8} | FO = 8 Routing Delay | 1.9 | | 2.2 | | 2.5 | | 2.9 | | ns |
| t _{IRD12} | FO = 12 Routing Delay | 2.8 | | 3.2 | | 3.7 | | 4.3 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---------------------------------------|-------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| TTL/PCI Output Module Timing | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 1.5 | | 1.7 | | 2.0 | | 2.3 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 1.9 | | 2.2 | | 2.4 | | 2.9 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.3 | | 2.6 | | 3.0 | | 3.5 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 1.5 | | 1.7 | | 1.9 | | 2.3 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.9 | | 3.3 | | 3.7 | | 4.4 | | ns |
| PCI Output Module Timing ³ | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 1.8 | | 2.0 | | 2.3 | | 2.7 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 1.7 | | 2.0 | | 2.2 | | 2.6 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 0.8 | | 1.0 | | 1.1 | | 1.3 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 1.2 | | 1.2 | | 1.5 | | 1.8 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 1.0 | | 1.1 | | 1.3 | | 1.5 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 1.1 | | 1.3 | | 1.5 | | 1.7 | | ns |
| TTL Output Module Timing | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 2.1 | | 2.5 | | 2.8 | | 3.3 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 2.0 | | 2.3 | | 2.6 | | 3.1 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.5 | | 2.9 | | 3.2 | | 3.8 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 3.0 | | 3.5 | | 3.9 | | 4.6 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 2.9 | | 3.3 | | 3.7 | | 4.4 | | ns |

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Delays based on 10 pF loading.

A54SX32 Timing Characteristics

Table 1-20 • **A54SX32 Timing Characteristics**
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| C-Cell Propagation Delays ¹ | | | | | | | | | | |
| t _{PD} | Internal Array Module | 0.6 | | 0.7 | | 0.8 | | 0.9 | | ns |
| Predicted Routing Delays ² | | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | 0.1 | | 0.1 | | 0.1 | | 0.1 | | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{RD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{RD2} | FO = 2 Routing Delay | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t _{RD3} | FO = 3 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t _{RD4} | FO = 4 Routing Delay | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{RD8} | FO = 8 Routing Delay | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t _{RD12} | FO = 12 Routing Delay | 4.0 | | 4.7 | | 5.3 | | 6.2 | | ns |
| R-Cell Timing | | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | 0.8 | | 1.1 | | 1.3 | | 1.4 | | ns |
| t _{CLR} | Asynchronous Clear-to-Q | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.6 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Module Propagation Delays | | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | 1.5 | | 1.7 | | 1.9 | | 2.2 | | ns |
| Predicted Input Routing Delays ² | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{IRD2} | FO = 2 Routing Delay | 0.7 | | 0.8 | | 0.9 | | 1.0 | | ns |
| t _{IRD3} | FO = 3 Routing Delay | 1.0 | | 1.2 | | 1.4 | | 1.6 | | ns |
| t _{IRD4} | FO = 4 Routing Delay | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{IRD8} | FO = 8 Routing Delay | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t _{IRD12} | FO = 12 Routing Delay | 4.0 | | 4.7 | | 5.3 | | 6.2 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, $V_{CCR} = 4.75\text{ V}$, $V_{CCA}, V_{CCI} = 3.0\text{ V}$, $T_J = 70^\circ\text{C}$)

| Parameter | Description | '-3' Speed | | '-2' Speed | | '-1' Speed | | 'Std' Speed | | |
|---|---|------------|------|------------|------|------------|------|-------------|------|-----|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Dedicated (Hardwired) Array Clock Network | | | | | | | | | | |
| t _{HCKH} | Input LOW to HIGH (pad to R-Cell input) | 1.9 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t _{HCKL} | Input HIGH to LOW (pad to R-Cell input) | 1.9 | | 2.1 | | 2.4 | | 2.8 | | ns |
| t _{HPWH} | Minimum Pulse Width HIGH | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HPWL} | Minimum Pulse Width LOW | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| t _{HCKSW} | Maximum Skew | 0.3 | | 0.4 | | 0.4 | | 0.5 | | ns |
| t _{HP} | Minimum Period | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| f _{HMAX} | Maximum Frequency | 350 | | 320 | | 280 | | 240 | | MHz |
| Routed Array Clock Networks | | | | | | | | | | |
| t _{RCKH} | Input LOW to HIGH (light load) (pad to R-Cell input) | 2.4 | | 2.7 | | 3.0 | | 3.5 | | ns |
| t _{RCKL} | Input HIGH to LOW (light load) (pad to R-Cell input) | 2.4 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t _{RCKH} | Input LOW to HIGH (50% load) (pad to R-Cell input) | 2.7 | | 3.0 | | 3.5 | | 4.1 | | ns |
| t _{RCKL} | Input HIGH to LOW (50% load) (pad to R-Cell input) | 2.7 | | 3.1 | | 3.6 | | 4.2 | | ns |
| t _{RCKH} | Input LOW to HIGH (100% load) (pad to R-Cell input) | 2.7 | | 3.1 | | 3.5 | | 4.1 | | ns |
| t _{RCKL} | Input HIGH to LOW (100% load) (pad to R-Cell input) | 2.8 | | 3.2 | | 3.6 | | 4.3 | | ns |
| t _{RPWH} | Min. Pulse Width HIGH | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RPWL} | Min. Pulse Width LOW | 2.1 | | 2.4 | | 2.7 | | 3.2 | | ns |
| t _{RCKSW} | Maximum Skew (light load) | 0.85 | | 0.98 | | 1.1 | | 1.3 | | ns |
| t _{RCKSW} | Maximum Skew (50% load) | 1.23 | | 1.4 | | 1.6 | | 1.9 | | ns |
| t _{RCKSW} | Maximum Skew (100% load) | 1.30 | | 1.5 | | 1.7 | | 2.0 | | ns |
| TTL Output Module Timing ³ | | | | | | | | | | |
| t _{DLH} | Data-to-Pad LOW to HIGH | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{DHL} | Data-to-Pad HIGH to LOW | 1.6 | | 1.9 | | 2.1 | | 2.5 | | ns |
| t _{ENZL} | Enable-to-Pad, Z to L | 2.1 | | 2.4 | | 2.8 | | 3.2 | | ns |
| t _{ENZH} | Enable-to-Pad, Z to H | 2.3 | | 2.7 | | 3.1 | | 3.6 | | ns |
| t _{ENLZ} | Enable-to-Pad, L to Z | 1.4 | | 1.7 | | 1.9 | | 2.2 | | ns |
| t _{ENHZ} | Enable-to-Pad, H to Z | 1.3 | | 1.5 | | 1.7 | | 2.0 | | ns |

Note:

- For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Package Pin Assignments

84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 84-Pin PLCC | |
|-------------|------------------|
| Pin Number | A54SX08 Function |
| 1 | V _{CCR} |
| 2 | GND |
| 3 | V _{CCA} |
| 4 | PRA, I/O |
| 5 | I/O |
| 6 | I/O |
| 7 | V _{CCI} |
| 8 | I/O |
| 9 | I/O |
| 10 | I/O |
| 11 | TCK, I/O |
| 12 | TDI, I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | TMS |
| 17 | I/O |
| 18 | I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | I/O |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | GND |
| 28 | V _{CCI} |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | I/O |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |

| 84-Pin PLCC | |
|-------------|------------------|
| Pin Number | A54SX08 Function |
| 36 | I/O |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | PRB, I/O |
| 41 | V _{CCA} |
| 42 | GND |
| 43 | V _{CCR} |
| 44 | I/O |
| 45 | HCLK |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | TDO, I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | V _{CCA} |
| 60 | V _{CCI} |
| 61 | GND |
| 62 | I/O |
| 63 | I/O |
| 64 | I/O |
| 65 | I/O |
| 66 | I/O |
| 67 | I/O |
| 68 | V _{CCA} |
| 69 | GND |
| 70 | I/O |

| 84-Pin PLCC | |
|-------------|------------------|
| Pin Number | A54SX08 Function |
| 71 | I/O |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | I/O |
| 80 | I/O |
| 81 | I/O |
| 82 | I/O |
| 83 | CLKA |
| 84 | CLKB |

| 208-Pin PQFP | | | |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 145 | V _{CCA} | V _{CCA} | V _{CCA} |
| 146 | GND | GND | GND |
| 147 | I/O | I/O | I/O |
| 148 | V _{CCI} | V _{CCI} | V _{CCI} |
| 149 | I/O | I/O | I/O |
| 150 | I/O | I/O | I/O |
| 151 | I/O | I/O | I/O |
| 152 | I/O | I/O | I/O |
| 153 | I/O | I/O | I/O |
| 154 | I/O | I/O | I/O |
| 155 | NC | I/O | I/O |
| 156 | NC | I/O | I/O |
| 157 | GND | GND | GND |
| 158 | I/O | I/O | I/O |
| 159 | I/O | I/O | I/O |
| 160 | I/O | I/O | I/O |
| 161 | I/O | I/O | I/O |
| 162 | I/O | I/O | I/O |
| 163 | I/O | I/O | I/O |
| 164 | V _{CCI} | V _{CCI} | V _{CCI} |
| 165 | I/O | I/O | I/O |
| 166 | I/O | I/O | I/O |
| 167 | NC | I/O | I/O |
| 168 | I/O | I/O | I/O |
| 169 | I/O | I/O | I/O |
| 170 | NC | I/O | I/O |
| 171 | I/O | I/O | I/O |
| 172 | I/O | I/O | I/O |
| 173 | NC | I/O | I/O |
| 174 | I/O | I/O | I/O |
| 175 | I/O | I/O | I/O |
| 176 | NC | I/O | I/O |
| 177 | I/O | I/O | I/O |
| 178 | I/O | I/O | I/O |
| 179 | I/O | I/O | I/O |
| 180 | CLKA | CLKA | CLKA |

| 208-Pin PQFP | | | |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 181 | CLKB | CLKB | CLKB |
| 182 | V _{CCR} | V _{CCR} | V _{CCR} |
| 183 | GND | GND | GND |
| 184 | V _{CCA} | V _{CCA} | V _{CCA} |
| 185 | GND | GND | GND |
| 186 | PRA, I/O | PRA, I/O | PRA, I/O |
| 187 | I/O | I/O | I/O |
| 188 | I/O | I/O | I/O |
| 189 | NC | I/O | I/O |
| 190 | I/O | I/O | I/O |
| 191 | I/O | I/O | I/O |
| 192 | NC | I/O | I/O |
| 193 | I/O | I/O | I/O |
| 194 | I/O | I/O | I/O |
| 195 | NC | I/O | I/O |
| 196 | I/O | I/O | I/O |
| 197 | I/O | I/O | I/O |
| 198 | NC | I/O | I/O |
| 199 | I/O | I/O | I/O |
| 200 | I/O | I/O | I/O |
| 201 | V _{CCI} | V _{CCI} | V _{CCI} |
| 202 | NC | I/O | I/O |
| 203 | NC | I/O | I/O |
| 204 | I/O | I/O | I/O |
| 205 | NC | I/O | I/O |
| 206 | I/O | I/O | I/O |
| 207 | I/O | I/O | I/O |
| 208 | TCK, I/O | TCK, I/O | TCK, I/O |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 144-Pin TQFP | | | |
|--------------|---------------------|----------------------|---------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 1 | GND | GND | GND |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O |
| 3 | I/O | I/O | I/O |
| 4 | I/O | I/O | I/O |
| 5 | I/O | I/O | I/O |
| 6 | I/O | I/O | I/O |
| 7 | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O |
| 9 | TMS | TMS | TMS |
| 10 | V _{CCI} | V _{CCI} | V _{CCI} |
| 11 | GND | GND | GND |
| 12 | I/O | I/O | I/O |
| 13 | I/O | I/O | I/O |
| 14 | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O |
| 16 | I/O | I/O | I/O |
| 17 | I/O | I/O | I/O |
| 18 | I/O | I/O | I/O |
| 19 | V _{CCR} | V _{CCR} | V _{CCR} |
| 20 | V _{CCA} | V _{CCA} | V _{CCA} |
| 21 | I/O | I/O | I/O |
| 22 | I/O | I/O | I/O |
| 23 | I/O | I/O | I/O |
| 24 | I/O | I/O | I/O |
| 25 | I/O | I/O | I/O |
| 26 | I/O | I/O | I/O |
| 27 | I/O | I/O | I/O |
| 28 | GND | GND | GND |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} |
| 30 | V _{CCA} | V _{CCA} | V _{CCA} |
| 31 | I/O | I/O | I/O |
| 32 | I/O | I/O | I/O |
| 33 | I/O | I/O | I/O |
| 34 | I/O | I/O | I/O |
| 35 | I/O | I/O | I/O |
| 36 | GND | GND | GND |

| 144-Pin TQFP | | | |
|--------------|---------------------|----------------------|---------------------|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 37 | I/O | I/O | I/O |
| 38 | I/O | I/O | I/O |
| 39 | I/O | I/O | I/O |
| 40 | I/O | I/O | I/O |
| 41 | I/O | I/O | I/O |
| 42 | I/O | I/O | I/O |
| 43 | I/O | I/O | I/O |
| 44 | V _{CCI} | V _{CCI} | V _{CCI} |
| 45 | I/O | I/O | I/O |
| 46 | I/O | I/O | I/O |
| 47 | I/O | I/O | I/O |
| 48 | I/O | I/O | I/O |
| 49 | I/O | I/O | I/O |
| 50 | I/O | I/O | I/O |
| 51 | I/O | I/O | I/O |
| 52 | I/O | I/O | I/O |
| 53 | I/O | I/O | I/O |
| 54 | PRB, I/O | PRB, I/O | PRB, I/O |
| 55 | I/O | I/O | I/O |
| 56 | V _{CCA} | V _{CCA} | V _{CCA} |
| 57 | GND | GND | GND |
| 58 | V _{CCR} | V _{CCR} | V _{CCR} |
| 59 | I/O | I/O | I/O |
| 60 | HCLK | HCLK | HCLK |
| 61 | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O |
| 63 | I/O | I/O | I/O |
| 64 | I/O | I/O | I/O |
| 65 | I/O | I/O | I/O |
| 66 | I/O | I/O | I/O |
| 67 | I/O | I/O | I/O |
| 68 | V _{CCI} | V _{CCI} | V _{CCI} |
| 69 | I/O | I/O | I/O |
| 70 | I/O | I/O | I/O |
| 71 | TDO, I/O | TDO, I/O | TDO, I/O |
| 72 | I/O | I/O | I/O |

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA | | 329-Pin PBGA | | 329-Pin PBGA | | 329-Pin PBGA | |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function |
| T22 | I/O | V4 | I/O | W23 | NC | Y12 | V _{CCA} |
| T23 | I/O | V20 | I/O | Y1 | NC | Y13 | V _{CCR} |
| U1 | I/O | V21 | I/O | Y2 | I/O | Y14 | I/O |
| U2 | I/O | V22 | I/O | Y3 | I/O | Y15 | I/O |
| U3 | V _{CCA} | V23 | I/O | Y4 | GND | Y16 | I/O |
| U4 | I/O | W1 | I/O | Y5 | I/O | Y17 | I/O |
| U20 | I/O | W2 | I/O | Y6 | I/O | Y18 | I/O |
| U21 | V _{CCA} | W3 | I/O | Y7 | I/O | Y19 | I/O |
| U22 | I/O | W4 | I/O | Y8 | I/O | Y20 | GND |
| U23 | I/O | W20 | I/O | Y9 | I/O | Y21 | I/O |
| V1 | V _{CCI} | W21 | I/O | Y10 | I/O | Y22 | I/O |
| V2 | I/O | W22 | I/O | Y11 | I/O | Y23 | I/O |
| V3 | I/O | | | | | | |