



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1452
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	24000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx16p-tqg144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

SX Family FPGAs	
General Description	1-1
SX Family Architecture	1-1
Programming	1-7
3.3 V / 5 V Operating Conditions	1-7
PCI Compliance for the SX Family	1-9
A54SX16P AC Specifications for (PCI Operation)	. 1-10
A54SX16P DC Specifications (3.3 V PCI Operation)	. 1-12
A54SX16P AC Specifications (3.3 V PCI Operation)	. 1-13
Power-Up Sequencing	. 1-15
Power-Down Sequencing	. 1-15
Evaluating Power in SX Devices	. 1-16
SX Timing Model	. 1-21
Timing Characteristics	. 1-23
Package Pin Assignments	
84-Pin PLCC	2-1
208-Pin PQFP	2-3
144-Pin TQFP	2-7
176-Pin TQFP	. 2-10
100-Pin VQFP	. 2-14
313-Pin PBGA	. 2-16
329-Pin PBGA	. 2-19
144-Pin FBGA	. 2-23
Datasheet Information	
List of Changes	3-1
Datasheet Categories	3-1
International Traffic in Arms Regulations (ITAR) and Export Administration	
Regulations (FAR)	3-1

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

# **Other Architectural Features**

## **Technology**

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

## I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

# **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P* 3.3 V 3.3 V 3.3 V		3.3 V	3.3 V		
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.


# A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH(AC)</sub>	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V <sub>OUT</sub> - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^3$		-142	mA
I <sub>OL(AC)</sub> Switching Current High		$V_{OUT} \ge 2.2^1$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V <sub>OUT</sub> /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^3$		206	mA
I <sub>CL</sub>	Low Clamp Current	$-5 < V_{IN} \le -1$	-25 + (V <sub>IN</sub> + 1)/0.015		mA
slew <sub>R</sub>	Output Rise Slew Rate	0.4 V to 2.4 V load <sup>4</sup>	1	5	V/ns
slew <sub>F</sub>	Output Fall Slew Rate	2.4 V to 0.4 V load <sup>4</sup>	1	5	V/ns

#### Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2

# **Evaluating Power in SX Devices**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

# **Estimating Power Consumption**

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

# **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I <sub>CC</sub>	V <sub>CC</sub>	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + \times V_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-6

# **AC Power Dissipation**

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

$$P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$$

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-8

# **Definition of Terms Used in Formula**

m = Number of logic modules switching at f<sub>m</sub>

n = Number of input buffers switching at f<sub>n</sub>

p = Number of output buffers switching at f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

s<sub>1</sub> = Number of clock loads on the dedicated array

C<sub>EOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

 $C_{EQCR}$  = Equivalent capacitance of routed array clock in pF

C<sub>EQHV</sub> = Variable capacitance of dedicated array clock

C<sub>EOHF</sub> = Fixed capacitance of dedicated array clock

C<sub>L</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

f<sub>q2</sub> = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz

1-16 v3.2

## Step 1: Define Terms Used in Formula

	$V_{CCA}$	3.3
Module		
Number of logic modules switching at $f_m$ (Used 50%)	m	264
Average logic modules switching rate $f_m$ (MHz) (Guidelines: f/10)	f <sub>m</sub>	20
Module capacitance C <sub>EQM</sub> (pF)	$C_{EQM}$	4.0
Input Buffer		
Number of input buffers switching at $f_n$	n	1
Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)	f <sub>n</sub>	40
Input buffer capacitance C <sub>EQI</sub> (pF)	$C_{EQI}$	3.4
Output Buffer		
Number of output buffers switching at $\boldsymbol{f}_{\boldsymbol{p}}$	p	1
Average output buffers switching rate f <sub>p</sub> (MHz) (Guidelines: f/10)	$f_p$	20
Output buffers buffer capacitance C <sub>EQO</sub> (pF)	$C_{EQO}$	4.7
Output Load capacitance C <sub>L</sub> (pF)	$C_L$	35
RCLKA		
Number of Clock loads q <sub>1</sub>	$q_1$	528
Capacitance of routed array clock (pF)	$C_{EQCR}$	1.6
Average clock rate (MHz)	$f_{q1}$	200
Fixed capacitance (pF)	r <sub>1</sub>	138
RCLKB		
Number of Clock loads q <sub>2</sub>	$q_2$	0
Capacitance of routed array clock (pF)	$C_{EQCR}$	1.6
Average clock rate (MHz)	$f_{q2}$	0
Fixed capacitance (pF)	r <sub>2</sub>	138
HCLK		
Number of Clock loads	s <sub>1</sub>	0
Variable capacitance of dedicated array clock (pF)	C <sub>EQHV</sub>	0.61 5
Fixed capacitance of dedicated array clock (pF)	C <sub>EQHF</sub>	96
Average clock rate (MHz)	$f_{s1}$	0

## **Step 2: Calculate Dynamic Power Consumption**

$V_{CCA} \times V_{CCA}$	10.89
$m \times f_m \times C_{EQM}$	0.02112
$n \times f_n \times C_{EQI}$	0.000136
$p \times f_p \times (C_{EQO} + C_L)$	0.000794
$0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$	0.11208
$0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$	0
$0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$	0
$P_{AC} = 1.461 \text{ W}$	

# Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times \\ V_{CCI} &+ X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use  $P_{DC} = (I_{standby}) \times V_{CCA}$ . The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$
  
 $P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$   
 $P_{DC} = 0.001815 \text{ W}$ 

# **Step 4: Calculate Total Power Consumption**

$$P_{Total} = P_{AC} + P_{DC}$$
  
 $P_{Total} = 1.461 + 0.001815$   
 $P_{Total} = 1.4628 W$ 

# **Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

1-18 v3.2

**Table 1-15 ● Package Thermal Characteristics** 

Package Type	Pin Count	$\theta_{ extsf{jc}}$	θ <sub>ja</sub> Still Air	$_{ m j_a}^{ heta_{ m ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

**Note:** SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors\*

	Junction Temperature									
V <sub>CCA</sub>	-55	-40	0	25	70	85	125			
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16			
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08			
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02			

**Note:** \*Normalized to worst-case commercial,  $T_J = 70$ °C,  $V_{CCA} = 3.0 \text{ V}$ 

1-20 v3.2




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads




Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

1-22 v3.2

# **A54SX08 Timing Characteristics**

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

	Description	'-3' 9	Speed	'-2' 9	peed	'-1' Speed		'Std' Speed		
Parameter		Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
$t_{CLR}$	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

### Note:

1-24 v3.2

<sup>1.</sup> For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.

<sup>2.</sup> Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' 9	Speed	'-1' Speed		'Std' Speed			
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units	
Dedicated (Hardwired) Array Clock Network											
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns	
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns	
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns	
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns	
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns	
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns	
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz	
Routed Arra	ay Clock Networks										
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns	
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns	
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns	
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns	
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns	
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns	
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns	
TTL Output	Module Timing1										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns	
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns	
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns	
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns	
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns	

## Note:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn}$ ,  $t_{RCO}+t_{RD1}+t_{PDn}$ , or  $t_{PD1}+t_{RD1}+t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Table 1-18 • A54SX16 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	peed	'-2' \$	Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output Module Timing <sup>3</sup>										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

### Notes:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ , the loading is 5 pF.

# **A54SX16P Timing Characteristics**

Table 1-19 • A54SX16P Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>,V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

	(Froist case commercial conditions, t	_	Speed		Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timing										
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ıle Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Input Routing Delays <sup>2</sup>										
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

1-28 v3.2



# Pin Description

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

## GND Ground

LOW supply voltage.

### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

# PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

## TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

# V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

## V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

# V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

# 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

# Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-7

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	I/O	1/0	I/O		
5	I/O	1/0	I/O		
6	I/O	1/0	1/0		
7	I/O	1/0	I/O		
8	I/O	I/O	1/0		
9	TMS	TMS	TMS		
10	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>		
11	GND	GND	GND		
12	I/O	I/O	1/0		
13	I/O	1/0	I/O		
14	I/O	I/O	1/0		
15	I/O	I/O	1/0		
16	I/O	I/O	I/O		
17	I/O	1/0	1/0		
18	I/O	I/O	1/0		
19	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
20	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
21	I/O	1/0	I/O		
22	I/O	1/0	I/O		
23	I/O	1/0	I/O		
24	I/O	1/0	I/O		
25	I/O	1/0	I/O		
26	I/O	1/0	I/O		
27	I/O	1/0	I/O		
28	GND	GND	GND		
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
30	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>		
31	I/O	1/0	I/O		
32	I/O	1/0	I/O		
33	I/O	I/O	1/0		
34	I/O	I/O	1/0		
35	I/O	I/O	I/O		
36	GND	GND	GND		

144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
37	I/O	1/0	I/O		
38	I/O	1/0	I/O		
39	I/O	1/0	I/O		
40	I/O	1/0	I/O		
41	I/O	1/0	I/O		
42	I/O	1/0	I/O		
43	I/O	1/0	I/O		
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	I/O	1/0	I/O		
51	I/O	1/0	I/O		
52	I/O	I/O	I/O		
53	I/O	1/0	I/O		
54	PRB, I/O	PRB, I/O	PRB, I/O		
55	I/O	I/O	I/O		
56	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
57	GND	GND	GND		
58	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
59	I/O	I/O	I/O		
60	HCLK	HCLK	HCLK		
61	I/O	I/O	I/O		
62	I/O	1/0	I/O		
63	I/O	I/O	I/O		
64	I/O	1/0	I/O		
65	I/O	I/O	I/O		
66	I/O	I/O	I/O		
67	I/O	I/O	I/O		
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
69	I/O	I/O	I/O		
70	I/O	1/0	I/O		
71	TDO, I/O	TDO, I/O	TDO, I/O		
72	I/O	I/O	I/O		
		-			

2-8 v3.2

	176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
69	HCLK	HCLK	HCLK		
70	I/O	I/O	I/O		
71	I/O	1/0	I/O		
72	I/O	I/O	I/O		
73	I/O	I/O	I/O		
74	I/O	I/O	I/O		
75	I/O	I/O	I/O		
76	I/O	I/O	I/O		
77	I/O	I/O	I/O		
78	I/O	I/O	I/O		
79	NC	1/0	I/O		
80	I/O	1/0	I/O		
81	NC	1/0	I/O		
82	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	I/O	1/0	I/O		
86	I/O	1/0	I/O		
87	TDO, I/O	TDO, I/O	TDO, I/O		
88	I/O	I/O	I/O		
89	GND	GND	GND		
90	NC	1/0	I/O		
91	NC	I/O	I/O		
92	I/O	I/O	I/O		
93	I/O	1/0	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	$V_{CCA}$	V <sub>CCA</sub>	$V_{CCA}$		
99	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
100	I/O	I/O	I/O		
101	I/O	I/O	I/O		
102	I/O	1/0	I/O		

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
103	I/O	1/0	I/O		
104	I/O	1/0	1/0		
105	I/O	1/0	1/0		
106	I/O	1/0	I/O		
107	I/O	I/O	1/0		
108	GND	GND	GND		
109	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
110	GND	GND	GND		
111	I/O	I/O	1/0		
112	I/O	I/O	1/0		
113	I/O	I/O	1/0		
114	I/O	I/O	I/O		
115	I/O	I/O	1/0		
116	I/O	I/O	1/0		
117	I/O	I/O	I/O		
118	NC	I/O	1/0		
119	I/O	I/O	1/0		
120	NC	1/0	I/O		
121	NC	1/0	I/O		
122	$V_{CCA}$	V <sub>CCA</sub>	$V_{CCA}$		
123	GND	GND	GND		
124	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
125	I/O	I/O	1/0		
126	I/O	I/O	1/0		
127	I/O	I/O	1/0		
128	I/O	I/O	1/0		
129	I/O	I/O	1/0		
130	1/0	I/O	1/0		
131	NC	I/O	I/O		
132	NC	I/O	1/0		
133	GND	GND	GND		
134	I/O	I/O	I/O		
135	I/O	I/O	I/O		
136	I/O	1/0	I/O		

2-12 v3.2

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

# Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2



313-Pin PBGA				
Pin Number	A54SX32 Function			
A1	GND			
А3	NC			
A5	I/O			
A7	I/O			
A9	I/O			
A11	I/O			
A13	$V_{CCR}$			
A15	I/O			
A17	I/O			
A19	I/O			
A21	I/O			
A23	NC			
A25	GND			
AA1	I/O			
AA3	I/O			
AA5	NC			
AA7	I/O			
AA9	NC			
AA11	I/O			
AA13	I/O			
AA15	I/O			
AA17	1/0			
AA19	1/0			
AA21	1/0			
AA23	NC			
AA25	1/0			
AB2	NC			
AB4	NC			
AB6	1/0			
AB8	1/0			
AB10	1/0			
AB12	1/0			
AB14	1/0			
AB16	1/0			
AB18	V <sub>CCI</sub>			
AB20	NC			
AB22	1/0			
AB24	1/0			
AC1	1/0			
AC3	1/0			

313-Pin PBGA				
Pin	A54SX32			
Number	Function			
AC5	1/0			
AC7	1/0			
AC9	I/O			
AC11	I/O			
AC13	$V_{CCR}$			
AC15	I/O			
AC17	I/O			
AC19	I/O			
AC21	I/O			
AC23	I/O			
AC25	NC			
AD2	GND			
AD4	I/O			
AD6	V <sub>CCI</sub>			
AD8	I/O			
AD10	I/O			
AD12	PRB, I/O			
AD14	I/O			
AD16	I/O			
AD18	I/O			
AD20	I/O			
AD22	NC			
AD24	I/O			
AE1	NC			
AE3	I/O			
AE5	I/O			
AE7	I/O			
AE9	I/O			
AE11	I/O			
AE13	$V_{CCA}$			
AE15	I/O			
AE17	I/O			
AE19	I/O			
AE21	I/O			
AE23	TDO, I/O			
AE25	GND			
B2	TCK, I/O			
B4	1/0			
В6	1/0			
В8	1/0			

313-Pin PBGA				
Pin	A54SX32			
Number	Function			
B10	1/0			
B12	I/O			
B14	1/0			
B16	1/0			
B18	1/0			
B20	I/O			
B22	1/0			
B24	1/0			
C1	TDI, I/O			
C3	I/O			
C5	NC			
C7	I/O			
C9	I/O			
C11	I/O			
C13	V <sub>CCI</sub>			
C15	I/O			
C17	I/O			
C19	V <sub>CCI</sub>			
C21	I/O			
C23	I/O			
C25	NC			
D2	I/O			
D4	NC			
D6	I/O			
D8	I/O			
D10	I/O			
D12	I/O			
D14	I/O			
D16	I/O			
D18	I/O			
D20	I/O			
D22	I/O			
D24	NC			
E1	I/O			
E3	NC			
E5	I/O			
E7	I/O			
E9	I/O			
E11	I/O			
E13	$V_{CCA}$			

313-Pin PBGA				
Pin	A54SX32			
Number	Function			
E15	I/O			
E17	I/O			
E19	I/O			
E21	I/O			
E23	I/O			
E25	I/O			
F2	I/O			
F4	I/O			
F6	NC			
F8	I/O			
F10	NC			
F12	I/O			
F14	I/O			
F16	NC			
F18	I/O			
F20	I/O			
F22	I/O			
F24	I/O			
G1	I/O			
G3	TMS			
G5	I/O			
G7	I/O			
G9	V <sub>CCI</sub>			
G11	I/O			
G13	CLKB			
G15	I/O			
G17	I/O			
G19	I/O			
G21	I/O			
G23	I/O			
G25	I/O			
H2	I/O			
H4	I/O			
Н6	I/O			
H8	1/0			
H10	1/0			
H12	PRA, I/O			
H14	1/0			
H16	1/0			
H18	NC			

v3.2 2-17

313-Pin PBGA				
Pin	A54SX32			
Number	Function			
H20	I/O			
H22	$V_{CCI}$			
H24	I/O			
J1	I/O			
J3	1/0			
J5	I/O			
J7	NC			
J9	I/O			
J11	1/0			
J13	CLKA			
J15	I/O			
J17	I/O			
J19	1/0			
J21	GND			
J23	I/O			
J25	I/O			
K2	I/O			
K4	I/O			
K6	I/O			
K8	V <sub>CCI</sub>			
K10	I/O			
K12	I/O			
K14	I/O			
K16	I/O			
K18	I/O			
K20	V <sub>CCA</sub>			
K22	I/O			
K24	I/O			
L1	I/O			
L3	I/O			
L5	I/O			
L7	I/O			
L9	I/O			
L11	I/O			
L13	GND			
L15	I/O			
L17	I/O			
L19	I/O			
L21	I/O			
L23	I/O			

n PBGA				
A54SX32 Function				
I/O				
1/0				
I/O				
1/0				
I/O				
I/O				
GND				
GND				
V <sub>CCI</sub>				
I/O				
$V_{CCA}$				
$V_{CCR}$				
I/O				
V <sub>CCI</sub>				
GND				
GND				
GND				
I/O				
I/O				
I/O				
$V_{CCR}$				
V <sub>CCA</sub>				
I/O				
GND				
GND				
I/O				
I/O				
NC				
I/O				

313-Pin PBGA	
Pin Number	A54SX32 Function
R5	I/O
R7	I/O
R9	1/0
R11	1/0
R13	GND
R15	I/O
R17	I/O
R19	I/O
R21	I/O
R23	I/O
R25	I/O
T2	I/O
T4	I/O
T6	I/O
Т8	1/0
T10	I/O
T12	I/O
T14	HCLK
T16	I/O
T18	I/O
T20	I/O
T22	I/O
T24	I/O
U1	I/O
U3	I/O
U5	V <sub>CCI</sub>
U7	I/O
U9	I/O
U11	I/O
U13	I/O
U15	I/O
U17	I/O
U19	I/O
U21	I/O
U23	I/O
U25	I/O
V2	$V_{CCA}$
V4	I/O
V6	I/O
V8	I/O

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
V10	I/O	
V12	I/O	
V14	I/O	
V16	NC	
V18	I/O	
V20	I/O	
V22	$V_{CCA}$	
V24	V <sub>CCI</sub>	
W1	I/O	
W3	I/O	
W5	I/O	
W7	NC	
W9	I/O	
W11	I/O	
W13	V <sub>CCI</sub>	
W15	I/O	
W17	I/O	
W19	I/O	
W21	I/O	
W23	I/O	
W25	I/O	
Y2	I/O	
Y4	I/O	
Y6	I/O	
Y8	I/O	
Y10	I/O	
Y12	I/O	
Y14	I/O	
Y16	1/0	
Y18	1/0	
Y20	NC	
Y22	I/O	
Y24	NC	

2-18 v3.2

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



### www.actel.com

## **Actel Corporation**

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

# Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

**Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

# **Actel Japan**

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

**Phone** +81.03.3445.7671 **Fax** +81.03.3445.7668

# **Actel Hong Kong**

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

**Phone** +852 2185 6460 **Fax** +852 2185 6488