

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 1452  |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 81  |
| Number of Gates                | 24000   |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 100-TQFP  |
| Supplier Device Package        | 100-VQFP (14x14)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-vq100">https://www.e-xfl.com/product-detail/microchip-technology/a54sx16p-vq100</a> |

---

# Table of Contents

---

## **SX Family FPGAs**

|  |      |
|--|------|
| General Description .....                              | 1-1  |
| SX Family Architecture .....                           | 1-1  |
| Programming .....                                      | 1-7  |
| 3.3 V / 5 V Operating Conditions .....                 | 1-7  |
| PCI Compliance for the SX Family .....                 | 1-9  |
| A54SX16P AC Specifications for (PCI Operation) .....   | 1-10 |
| A54SX16P DC Specifications (3.3 V PCI Operation) ..... | 1-12 |
| A54SX16P AC Specifications (3.3 V PCI Operation) ..... | 1-13 |
| Power-Up Sequencing .....                              | 1-15 |
| Power-Down Sequencing .....                            | 1-15 |
| Evaluating Power in SX Devices .....                   | 1-16 |
| SX Timing Model .....                                  | 1-21 |
| Timing Characteristics .....                           | 1-23 |

## **Package Pin Assignments**

|                    |      |
|--------------------|------|
| 84-Pin PLCC .....  | 2-1  |
| 208-Pin PQFP ..... | 2-3  |
| 144-Pin TQFP ..... | 2-7  |
| 176-Pin TQFP ..... | 2-10 |
| 100-Pin VQFP ..... | 2-14 |
| 313-Pin PBGA ..... | 2-16 |
| 329-Pin PBGA ..... | 2-19 |
| 144-Pin FBGA ..... | 2-23 |

## **Datasheet Information**

|   |     |
|---|-----|
| List of Changes .....   | 3-1 |
| Datasheet Categories .....  | 3-1 |
| International Traffic in Arms Regulations (ITAR) and Export Administration<br>Regulations (EAR) ..... | 3-1 |

### Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

### Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

for  $V_{CC} > V_{OUT} > 3.1$  V

EQ 1-1

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$

for  $0$  V  $< V_{OUT} < 0.71$  V

EQ 1-2

## A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

| Symbol      | Parameter                                    | Condition              | Min.        | Max.           | Units   |
|-------------|--|------------------------|-------------|----------------|---------|
| $V_{CCA}$   | Supply Voltage for Array                     |                        | 3.0         | 3.6            | V       |
| $V_{CCR}$   | Supply Voltage required for Internal Biasing |                        | 3.0         | 3.6            | V       |
| $V_{CCI}$   | Supply Voltage for I/Os                      |                        | 3.0         | 3.6            | V       |
| $V_{IH}$    | Input High Voltage                           |                        | $0.5V_{CC}$ | $V_{CC} + 0.5$ | V       |
| $V_{IL}$    | Input Low Voltage                            |                        | -0.5        | $0.3V_{CC}$    | V       |
| $I_{IPU}$   | Input Pull-up Voltage <sup>1</sup>           |                        | $0.7V_{CC}$ |                | V       |
| $I_{IL}$    | Input Leakage Current <sup>2</sup>           | $0 < V_{IN} < V_{CC}$  |             | $\pm 10$       | $\mu A$ |
| $V_{OH}$    | Output High Voltage                          | $I_{OUT} = -500 \mu A$ | $0.9V_{CC}$ |                | V       |
| $V_{OL}$    | Output Low Voltage                           | $I_{OUT} = 1500 \mu A$ |             | $0.1V_{CC}$    | V       |
| $C_{IN}$    | Input Pin Capacitance <sup>3</sup>           |                        |             | 10             | pF      |
| $C_{CLK}$   | CLK Pin Capacitance                          |                        | 5           | 12             | pF      |
| $C_{IDSEL}$ | IDSEL Pin Capacitance <sup>4</sup>           |                        |             | 8              | pF      |

### Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

## Power-Up Sequencing

Table 1-10 • Power-Up Sequencing

| V <sub>CCA</sub>                 | V <sub>CCR</sub> | V <sub>CCI</sub> | Power-Up Sequence           | Comments                     |
|----------------------------------|------------------|------------------|-----------------------------|------------------------------|
| <b>A54SX08, A54SX16, A54SX32</b> |                  |                  |                             |                              |
| 3.3 V                            | 5.0 V            | 3.3 V            | 5.0 V First<br>3.3 V Second | No possible damage to device |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | Possible damage to device    |
| <b>A54SX16P</b>                  |                  |                  |                             |                              |
| 3.3 V                            | 3.3 V            | 3.3 V            | 3.3 V Only                  | No possible damage to device |
| 3.3 V                            | 5.0 V            | 3.3 V            | 5.0 V First<br>3.3 V Second | No possible damage to device |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | Possible damage to device    |
| 3.3 V                            | 5.0 V            | 5.0 V            | 5.0 V First<br>3.3 V Second | No possible damage to device |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | No possible damage to device |

**Note:** No inputs should be driven (high or low) before completion of power-up.

## Power-Down Sequencing

Table 1-11 • Power-Down Sequencing

| V <sub>CCA</sub>                 | V <sub>CCR</sub> | V <sub>CCI</sub> | Power-Down Sequence         | Comments                     |
|----------------------------------|------------------|------------------|-----------------------------|------------------------------|
| <b>A54SX08, A54SX16, A54SX32</b> |                  |                  |                             |                              |
| 3.3 V                            | 5.0 V            | 3.3 V            | 5.0 V First<br>3.3 V Second | Possible damage to device    |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | No possible damage to device |
| <b>A54SX16P</b>                  |                  |                  |                             |                              |
| 3.3 V                            | 3.3 V            | 3.3 V            | 3.3 V Only                  | No possible damage to device |
| 3.3 V                            | 5.0 V            | 3.3 V            | 5.0 V First<br>3.3 V Second | Possible damage to device    |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | No possible damage to device |
| 3.3 V                            | 5.0 V            | 5.0 V            | 5.0 V First<br>3.3 V Second | No possible damage to device |
|                                  |                  |                  | 3.3 V First<br>5.0 V Second | No possible damage to device |

**Note:** No inputs should be driven (high or low) after the beginning of the power-down sequence.

Table 1-15 • Package Thermal Characteristics

| Package Type  | Pin Count | $\theta_{jc}$ | $\theta_{ja}$<br>Still Air | $\theta_{ja}$<br>300 ft/min. | Units |
|---|-----------|---------------|----------------------------|------------------------------|-------|
| Plastic Leaded Chip Carrier (PLCC)                  | 84        | 12            | 32                         | 22                           | °C/W  |
| Thin Quad Flat Pack (TQFP)                          | 144       | 11            | 32                         | 24                           | °C/W  |
| Thin Quad Flat Pack (TQFP)                          | 176       | 11            | 28                         | 21                           | °C/W  |
| Very Thin Quad Flatpack (VQFP)                      | 100       | 10            | 38                         | 32                           | °C/W  |
| Plastic Quad Flat Pack (PQFP) without Heat Spreader | 208       | 8             | 30                         | 23                           | °C/W  |
| Plastic Quad Flat Pack (PQFP) with Heat Spreader    | 208       | 3.8           | 20                         | 17                           | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 272       | 3             | 20                         | 14.5                         | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 313       | 3             | 23                         | 17                           | °C/W  |
| Plastic Ball Grid Array (PBGA)                      | 329       | 3             | 18                         | 13.5                         | °C/W  |
| Fine Pitch Ball Grid Array (FBGA)                   | 144       | 3.8           | 38.8                       | 26.7                         | °C/W  |

**Note:** SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors\*

| $V_{CCA}$ | Junction Temperature |      |      |      |      |      |      |
|-----------|----------------------|------|------|------|------|------|------|
|           | -55                  | -40  | 0    | 25   | 70   | 85   | 125  |
| 3.0       | 0.75                 | 0.78 | 0.87 | 0.89 | 1.00 | 1.04 | 1.16 |
| 3.3       | 0.70                 | 0.73 | 0.82 | 0.83 | 0.93 | 0.97 | 1.08 |
| 3.6       | 0.66                 | 0.69 | 0.77 | 0.78 | 0.87 | 0.92 | 1.02 |

**Note:** \*Normalized to worst-case commercial,  $T_J = 70^\circ\text{C}$ ,  $V_{CCA} = 3.0\text{ V}$

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter  | Description   | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|--|---|------------|------|------------|------|------------|------|-------------|------|-------|
|  |   | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| <b>Dedicated (Hardwired) Array Clock Network</b> |   |            |      |            |      |            |      |             |      |       |
| $t_{HCKH}$                                       | Input LOW to HIGH (pad to R-Cell input)                 |            | 1.2  |            | 1.4  |            | 1.5  |             | 1.8  | ns    |
| $t_{HCKL}$                                       | Input HIGH to LOW (pad to R-Cell input)                 |            | 1.2  |            | 1.4  |            | 1.6  |             | 1.9  | ns    |
| $t_{HPWH}$                                       | Minimum Pulse Width HIGH                                | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| $t_{HPWL}$                                       | Minimum Pulse Width LOW                                 | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| $t_{HCKSW}$                                      | Maximum Skew  |            | 0.2  |            | 0.2  |            | 0.3  |             | 0.3  | ns    |
| $t_{HP}$   | Minimum Period  | 2.7        |      | 3.1        |      | 3.6        |      | 4.2         |      | ns    |
| $f_{HMAX}$                                       | Maximum Frequency                                       |            | 350  |            | 320  |            | 280  |             | 240  | MHz   |
| <b>Routed Array Clock Networks</b>               |   |            |      |            |      |            |      |             |      |       |
| $t_{RCKH}$                                       | Input LOW to HIGH (light load)<br>(pad to R-Cell input) |            | 1.6  |            | 1.8  |            | 2.1  |             | 2.5  | ns    |
| $t_{RCKL}$                                       | Input HIGH to LOW (Light Load)<br>(pad to R-Cell input) |            | 1.8  |            | 2.0  |            | 2.3  |             | 2.7  | ns    |
| $t_{RCKH}$                                       | Input LOW to HIGH (50% load)<br>(pad to R-Cell input)   |            | 1.8  |            | 2.1  |            | 2.5  |             | 2.8  | ns    |
| $t_{RCKL}$                                       | Input HIGH to LOW (50% load)<br>(pad to R-Cell input)   |            | 2.0  |            | 2.2  |            | 2.5  |             | 3.0  | ns    |
| $t_{RCKH}$                                       | Input LOW to HIGH (100% load)<br>(pad to R-Cell input)  |            | 1.8  |            | 2.1  |            | 2.4  |             | 2.8  | ns    |
| $t_{RCKL}$                                       | Input HIGH to LOW (100% load)<br>(pad to R-Cell input)  |            | 2.0  |            | 2.2  |            | 2.5  |             | 3.0  | ns    |
| $t_{RPWH}$                                       | Min. Pulse Width HIGH                                   | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| $t_{RPWL}$                                       | Min. Pulse Width LOW                                    | 2.1        |      | 2.4        |      | 2.7        |      | 3.2         |      | ns    |
| $t_{RCKSW}$                                      | Maximum Skew (light load)                               |            | 0.5  |            | 0.5  |            | 0.5  |             | 0.7  | ns    |
| $t_{RCKSW}$                                      | Maximum Skew (50% load)                                 |            | 0.5  |            | 0.6  |            | 0.7  |             | 0.8  | ns    |
| $t_{RCKSW}$                                      | Maximum Skew (100% load)                                |            | 0.5  |            | 0.6  |            | 0.7  |             | 0.8  | ns    |
| <b>TTL Output Module Timing</b>                  |   |            |      |            |      |            |      |             |      |       |
| $t_{DLH}$  | Data-to-Pad LOW to HIGH                                 |            | 2.4  |            | 2.8  |            | 3.1  |             | 3.7  | ns    |
| $t_{DHL}$  | Data-to-Pad HIGH to LOW                                 |            | 2.3  |            | 2.9  |            | 3.2  |             | 3.8  | ns    |
| $t_{ENZL}$                                       | Enable-to-Pad, Z to L                                   |            | 3.0  |            | 3.4  |            | 3.9  |             | 4.6  | ns    |
| $t_{ENZH}$                                       | Enable-to-Pad, Z to H                                   |            | 3.3  |            | 3.8  |            | 4.3  |             | 5.0  | ns    |
| $t_{ENLZ}$                                       | Enable-to-Pad, L to Z                                   |            | 2.3  |            | 2.7  |            | 3.0  |             | 3.5  | ns    |
| $t_{ENHZ}$                                       | Enable-to-Pad, H to Z                                   |            | 2.8  |            | 3.2  |            | 3.7  |             | 4.3  | ns    |

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
 (Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                   | Description             | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|---|-------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|   |                         | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| <b>TTL/PCI Output Module Timing</b>         |                         |            |      |            |      |            |      |             |      |       |
| $t_{DLH}$                                   | Data-to-Pad LOW to HIGH |            | 1.5  |            | 1.7  |            | 2.0  |             | 2.3  | ns    |
| $t_{DHL}$                                   | Data-to-Pad HIGH to LOW |            | 1.9  |            | 2.2  |            | 2.4  |             | 2.9  | ns    |
| $t_{ENZL}$                                  | Enable-to-Pad, Z to L   |            | 2.3  |            | 2.6  |            | 3.0  |             | 3.5  | ns    |
| $t_{ENZH}$                                  | Enable-to-Pad, Z to H   |            | 1.5  |            | 1.7  |            | 1.9  |             | 2.3  | ns    |
| $t_{ENLZ}$                                  | Enable-to-Pad, L to Z   |            | 2.7  |            | 3.1  |            | 3.5  |             | 4.1  | ns    |
| $t_{ENHZ}$                                  | Enable-to-Pad, H to Z   |            | 2.9  |            | 3.3  |            | 3.7  |             | 4.4  | ns    |
| <b>PCI Output Module Timing<sup>3</sup></b> |                         |            |      |            |      |            |      |             |      |       |
| $t_{DLH}$                                   | Data-to-Pad LOW to HIGH |            | 1.8  |            | 2.0  |            | 2.3  |             | 2.7  | ns    |
| $t_{DHL}$                                   | Data-to-Pad HIGH to LOW |            | 1.7  |            | 2.0  |            | 2.2  |             | 2.6  | ns    |
| $t_{ENZL}$                                  | Enable-to-Pad, Z to L   |            | 0.8  |            | 1.0  |            | 1.1  |             | 1.3  | ns    |
| $t_{ENZH}$                                  | Enable-to-Pad, Z to H   |            | 1.2  |            | 1.2  |            | 1.5  |             | 1.8  | ns    |
| $t_{ENLZ}$                                  | Enable-to-Pad, L to Z   |            | 1.0  |            | 1.1  |            | 1.3  |             | 1.5  | ns    |
| $t_{ENHZ}$                                  | Enable-to-Pad, H to Z   |            | 1.1  |            | 1.3  |            | 1.5  |             | 1.7  | ns    |
| <b>TTL Output Module Timing</b>             |                         |            |      |            |      |            |      |             |      |       |
| $t_{DLH}$                                   | Data-to-Pad LOW to HIGH |            | 2.1  |            | 2.5  |            | 2.8  |             | 3.3  | ns    |
| $t_{DHL}$                                   | Data-to-Pad HIGH to LOW |            | 2.0  |            | 2.3  |            | 2.6  |             | 3.1  | ns    |
| $t_{ENZL}$                                  | Enable-to-Pad, Z to L   |            | 2.5  |            | 2.9  |            | 3.2  |             | 3.8  | ns    |
| $t_{ENZH}$                                  | Enable-to-Pad, Z to H   |            | 3.0  |            | 3.5  |            | 3.9  |             | 4.6  | ns    |
| $t_{ENLZ}$                                  | Enable-to-Pad, L to Z   |            | 2.3  |            | 2.7  |            | 3.1  |             | 3.6  | ns    |
| $t_{ENHZ}$                                  | Enable-to-Pad, H to Z   |            | 2.9  |            | 3.3  |            | 3.7  |             | 4.4  | ns    |

**Note:**

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
3. Delays based on 10 pF loading.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter   | Description                          | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      | Units |
|---|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|-------|
|   |                                      | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |       |
| <b>C-Cell Propagation Delays<sup>1</sup></b>      |                                      |            |      |            |      |            |      |             |      |       |
| $t_{PD}$  | Internal Array Module                |            | 0.6  |            | 0.7  |            | 0.8  |             | 0.9  | ns    |
| <b>Predicted Routing Delays<sup>2</sup></b>       |                                      |            |      |            |      |            |      |             |      |       |
| $t_{DC}$  | FO = 1 Routing Delay, Direct Connect |            | 0.1  |            | 0.1  |            | 0.1  |             | 0.1  | ns    |
| $t_{FC}$  | FO = 1 Routing Delay, Fast Connect   |            | 0.3  |            | 0.4  |            | 0.4  |             | 0.5  | ns    |
| $t_{RD1}$   | FO = 1 Routing Delay                 |            | 0.3  |            | 0.4  |            | 0.4  |             | 0.5  | ns    |
| $t_{RD2}$   | FO = 2 Routing Delay                 |            | 0.7  |            | 0.8  |            | 0.9  |             | 1.0  | ns    |
| $t_{RD3}$   | FO = 3 Routing Delay                 |            | 1.0  |            | 1.2  |            | 1.4  |             | 1.6  | ns    |
| $t_{RD4}$   | FO = 4 Routing Delay                 |            | 1.4  |            | 1.6  |            | 1.8  |             | 2.1  | ns    |
| $t_{RD8}$   | FO = 8 Routing Delay                 |            | 2.7  |            | 3.1  |            | 3.5  |             | 4.1  | ns    |
| $t_{RD12}$  | FO = 12 Routing Delay                |            | 4.0  |            | 4.7  |            | 5.3  |             | 6.2  | ns    |
| <b>R-Cell Timing</b>                              |                                      |            |      |            |      |            |      |             |      |       |
| $t_{RCO}$   | Sequential Clock-to-Q                |            | 0.8  |            | 1.1  |            | 1.3  |             | 1.4  | ns    |
| $t_{CLR}$   | Asynchronous Clear-to-Q              |            | 0.5  |            | 0.6  |            | 0.7  |             | 0.8  | ns    |
| $t_{PRESET}$                                      | Asynchronous Preset-to-Q             |            | 0.7  |            | 0.8  |            | 0.9  |             | 1.0  | ns    |
| $t_{SUD}$   | Flip-Flop Data Input Set-Up          | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns    |
| $t_{HD}$  | Flip-Flop Data Input Hold            | 0.0        |      | 0.0        |      | 0.0        |      | 0.0         |      | ns    |
| $t_{WASYN}$                                       | Asynchronous Pulse Width             | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns    |
| <b>Input Module Propagation Delays</b>            |                                      |            |      |            |      |            |      |             |      |       |
| $t_{INYH}$  | Input Data Pad-to-Y HIGH             |            | 1.5  |            | 1.7  |            | 1.9  |             | 2.2  | ns    |
| $t_{INYL}$  | Input Data Pad-to-Y LOW              |            | 1.5  |            | 1.7  |            | 1.9  |             | 2.2  | ns    |
| <b>Predicted Input Routing Delays<sup>2</sup></b> |                                      |            |      |            |      |            |      |             |      |       |
| $t_{IRD1}$  | FO = 1 Routing Delay                 |            | 0.3  |            | 0.4  |            | 0.4  |             | 0.5  | ns    |
| $t_{IRD2}$  | FO = 2 Routing Delay                 |            | 0.7  |            | 0.8  |            | 0.9  |             | 1.0  | ns    |
| $t_{IRD3}$  | FO = 3 Routing Delay                 |            | 1.0  |            | 1.2  |            | 1.4  |             | 1.6  | ns    |
| $t_{IRD4}$  | FO = 4 Routing Delay                 |            | 1.4  |            | 1.6  |            | 1.8  |             | 2.1  | ns    |
| $t_{IRD8}$  | FO = 8 Routing Delay                 |            | 2.7  |            | 3.1  |            | 3.5  |             | 4.1  | ns    |
| $t_{IRD12}$                                       | FO = 12 Routing Delay                |            | 4.0  |            | 4.7  |            | 5.3  |             | 6.2  | ns    |

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.



| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 1           | V <sub>CCR</sub> |
| 2           | GND              |
| 3           | V <sub>CCA</sub> |
| 4           | PRA, I/O         |
| 5           | I/O              |
| 6           | I/O              |
| 7           | V <sub>CCI</sub> |
| 8           | I/O              |
| 9           | I/O              |
| 10          | I/O              |
| 11          | TCK, I/O         |
| 12          | TDI, I/O         |
| 13          | I/O              |
| 14          | I/O              |
| 15          | I/O              |
| 16          | TMS              |
| 17          | I/O              |
| 18          | I/O              |
| 19          | I/O              |
| 20          | I/O              |
| 21          | I/O              |
| 22          | I/O              |
| 23          | I/O              |
| 24          | I/O              |
| 25          | I/O              |
| 26          | I/O              |
| 27          | GND              |
| 28          | V <sub>CCI</sub> |
| 29          | I/O              |
| 30          | I/O              |
| 31          | I/O              |
| 32          | I/O              |
| 33          | I/O              |
| 34          | I/O              |
| 35          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 36          | I/O              |
| 37          | I/O              |
| 38          | I/O              |
| 39          | I/O              |
| 40          | PRB, I/O         |
| 41          | V <sub>CCA</sub> |
| 42          | GND              |
| 43          | V <sub>CCR</sub> |
| 44          | I/O              |
| 45          | HCLK             |
| 46          | I/O              |
| 47          | I/O              |
| 48          | I/O              |
| 49          | I/O              |
| 50          | I/O              |
| 51          | I/O              |
| 52          | TDO, I/O         |
| 53          | I/O              |
| 54          | I/O              |
| 55          | I/O              |
| 56          | I/O              |
| 57          | I/O              |
| 58          | I/O              |
| 59          | V <sub>CCA</sub> |
| 60          | V <sub>CCI</sub> |
| 61          | GND              |
| 62          | I/O              |
| 63          | I/O              |
| 64          | I/O              |
| 65          | I/O              |
| 66          | I/O              |
| 67          | I/O              |
| 68          | V <sub>CCA</sub> |
| 69          | GND              |
| 70          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 71          | I/O              |
| 72          | I/O              |
| 73          | I/O              |
| 74          | I/O              |
| 75          | I/O              |
| 76          | I/O              |
| 77          | I/O              |
| 78          | I/O              |
| 79          | I/O              |
| 80          | I/O              |
| 81          | I/O              |
| 82          | I/O              |
| 83          | CLKA             |
| 84          | CLKB             |

## 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 1            | GND              | GND                        | GND              |
| 2            | TDI, I/O         | TDI, I/O                   | TDI, I/O         |
| 3            | I/O              | I/O                        | I/O              |
| 4            | NC               | I/O                        | I/O              |
| 5            | I/O              | I/O                        | I/O              |
| 6            | NC               | I/O                        | I/O              |
| 7            | I/O              | I/O                        | I/O              |
| 8            | I/O              | I/O                        | I/O              |
| 9            | I/O              | I/O                        | I/O              |
| 10           | I/O              | I/O                        | I/O              |
| 11           | TMS              | TMS                        | TMS              |
| 12           | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 13           | I/O              | I/O                        | I/O              |
| 14           | NC               | I/O                        | I/O              |
| 15           | I/O              | I/O                        | I/O              |
| 16           | I/O              | I/O                        | I/O              |
| 17           | NC               | I/O                        | I/O              |
| 18           | I/O              | I/O                        | I/O              |
| 19           | I/O              | I/O                        | I/O              |
| 20           | NC               | I/O                        | I/O              |
| 21           | I/O              | I/O                        | I/O              |
| 22           | I/O              | I/O                        | I/O              |
| 23           | NC               | I/O                        | I/O              |
| 24           | I/O              | I/O                        | I/O              |
| 25           | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 26           | GND              | GND                        | GND              |
| 27           | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 28           | GND              | GND                        | GND              |
| 29           | I/O              | I/O                        | I/O              |
| 30           | I/O              | I/O                        | I/O              |
| 31           | NC               | I/O                        | I/O              |
| 32           | I/O              | I/O                        | I/O              |
| 33           | I/O              | I/O                        | I/O              |
| 34           | I/O              | I/O                        | I/O              |
| 35           | NC               | I/O                        | I/O              |
| 36           | I/O              | I/O                        | I/O              |

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function |
| 37           | I/O              | I/O                        | I/O              |
| 38           | I/O              | I/O                        | I/O              |
| 39           | NC               | I/O                        | I/O              |
| 40           | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 41           | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 42           | I/O              | I/O                        | I/O              |
| 43           | I/O              | I/O                        | I/O              |
| 44           | I/O              | I/O                        | I/O              |
| 45           | I/O              | I/O                        | I/O              |
| 46           | I/O              | I/O                        | I/O              |
| 47           | I/O              | I/O                        | I/O              |
| 48           | NC               | I/O                        | I/O              |
| 49           | I/O              | I/O                        | I/O              |
| 50           | NC               | I/O                        | I/O              |
| 51           | I/O              | I/O                        | I/O              |
| 52           | GND              | GND                        | GND              |
| 53           | I/O              | I/O                        | I/O              |
| 54           | I/O              | I/O                        | I/O              |
| 55           | I/O              | I/O                        | I/O              |
| 56           | I/O              | I/O                        | I/O              |
| 57           | I/O              | I/O                        | I/O              |
| 58           | I/O              | I/O                        | I/O              |
| 59           | I/O              | I/O                        | I/O              |
| 60           | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 61           | NC               | I/O                        | I/O              |
| 62           | I/O              | I/O                        | I/O              |
| 63           | I/O              | I/O                        | I/O              |
| 64           | NC               | I/O                        | I/O              |
| 65*          | I/O              | I/O                        | NC*              |
| 66           | I/O              | I/O                        | I/O              |
| 67           | NC               | I/O                        | I/O              |
| 68           | I/O              | I/O                        | I/O              |
| 69           | I/O              | I/O                        | I/O              |
| 70           | NC               | I/O                        | I/O              |
| 71           | I/O              | I/O                        | I/O              |
| 72           | I/O              | I/O                        | I/O              |

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function | A545X32 Function |
| 73           | NC               | I/O                        | I/O              |
| 74           | I/O              | I/O                        | I/O              |
| 75           | NC               | I/O                        | I/O              |
| 76           | PRB, I/O         | PRB, I/O                   | PRB, I/O         |
| 77           | GND              | GND                        | GND              |
| 78           | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 79           | GND              | GND                        | GND              |
| 80           | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 81           | I/O              | I/O                        | I/O              |
| 82           | HCLK             | HCLK                       | HCLK             |
| 83           | I/O              | I/O                        | I/O              |
| 84           | I/O              | I/O                        | I/O              |
| 85           | NC               | I/O                        | I/O              |
| 86           | I/O              | I/O                        | I/O              |
| 87           | I/O              | I/O                        | I/O              |
| 88           | NC               | I/O                        | I/O              |
| 89           | I/O              | I/O                        | I/O              |
| 90           | I/O              | I/O                        | I/O              |
| 91           | NC               | I/O                        | I/O              |
| 92           | I/O              | I/O                        | I/O              |
| 93           | I/O              | I/O                        | I/O              |
| 94           | NC               | I/O                        | I/O              |
| 95           | I/O              | I/O                        | I/O              |
| 96           | I/O              | I/O                        | I/O              |
| 97           | NC               | I/O                        | I/O              |
| 98           | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 99           | I/O              | I/O                        | I/O              |
| 100          | I/O              | I/O                        | I/O              |
| 101          | I/O              | I/O                        | I/O              |
| 102          | I/O              | I/O                        | I/O              |
| 103          | TDO, I/O         | TDO, I/O                   | TDO, I/O         |
| 104          | I/O              | I/O                        | I/O              |
| 105          | GND              | GND                        | GND              |
| 106          | NC               | I/O                        | I/O              |
| 107          | I/O              | I/O                        | I/O              |
| 108          | NC               | I/O                        | I/O              |

| 208-Pin PQFP |                  |                            |                  |
|--------------|------------------|----------------------------|------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function | A545X32 Function |
| 109          | I/O              | I/O                        | I/O              |
| 110          | I/O              | I/O                        | I/O              |
| 111          | I/O              | I/O                        | I/O              |
| 112          | I/O              | I/O                        | I/O              |
| 113          | I/O              | I/O                        | I/O              |
| 114          | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 115          | V <sub>CCI</sub> | V <sub>CCI</sub>           | V <sub>CCI</sub> |
| 116          | NC               | I/O                        | I/O              |
| 117          | I/O              | I/O                        | I/O              |
| 118          | I/O              | I/O                        | I/O              |
| 119          | NC               | I/O                        | I/O              |
| 120          | I/O              | I/O                        | I/O              |
| 121          | I/O              | I/O                        | I/O              |
| 122          | NC               | I/O                        | I/O              |
| 123          | I/O              | I/O                        | I/O              |
| 124          | I/O              | I/O                        | I/O              |
| 125          | NC               | I/O                        | I/O              |
| 126          | I/O              | I/O                        | I/O              |
| 127          | I/O              | I/O                        | I/O              |
| 128          | I/O              | I/O                        | I/O              |
| 129          | GND              | GND                        | GND              |
| 130          | V <sub>CCA</sub> | V <sub>CCA</sub>           | V <sub>CCA</sub> |
| 131          | GND              | GND                        | GND              |
| 132          | V <sub>CCR</sub> | V <sub>CCR</sub>           | V <sub>CCR</sub> |
| 133          | I/O              | I/O                        | I/O              |
| 134          | I/O              | I/O                        | I/O              |
| 135          | NC               | I/O                        | I/O              |
| 136          | I/O              | I/O                        | I/O              |
| 137          | I/O              | I/O                        | I/O              |
| 138          | NC               | I/O                        | I/O              |
| 139          | I/O              | I/O                        | I/O              |
| 140          | I/O              | I/O                        | I/O              |
| 141          | NC               | I/O                        | I/O              |
| 142          | I/O              | I/O                        | I/O              |
| 143          | NC               | I/O                        | I/O              |
| 144          | I/O              | I/O                        | I/O              |

**Note:** \* Note that Pin 65 in the A545X32—PQ208 is a no connect (NC).

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 1            | GND              | GND                        |
| 2            | TDI, I/O         | TDI, I/O                   |
| 3            | I/O              | I/O                        |
| 4            | I/O              | I/O                        |
| 5            | I/O              | I/O                        |
| 6            | I/O              | I/O                        |
| 7            | TMS              | TMS                        |
| 8            | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 9            | GND              | GND                        |
| 10           | I/O              | I/O                        |
| 11           | I/O              | I/O                        |
| 12           | I/O              | I/O                        |
| 13           | I/O              | I/O                        |
| 14           | I/O              | I/O                        |
| 15           | I/O              | I/O                        |
| 16           | I/O              | I/O                        |
| 17           | I/O              | I/O                        |
| 18           | I/O              | I/O                        |
| 19           | I/O              | I/O                        |
| 20           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 21           | I/O              | I/O                        |
| 22           | I/O              | I/O                        |
| 23           | I/O              | I/O                        |
| 24           | I/O              | I/O                        |
| 25           | I/O              | I/O                        |
| 26           | I/O              | I/O                        |
| 27           | I/O              | I/O                        |
| 28           | I/O              | I/O                        |
| 29           | I/O              | I/O                        |
| 30           | I/O              | I/O                        |
| 31           | I/O              | I/O                        |
| 32           | I/O              | I/O                        |
| 33           | I/O              | I/O                        |
| 34           | PRB, I/O         | PRB, I/O                   |

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 35           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 36           | GND              | GND                        |
| 37           | V <sub>CCR</sub> | V <sub>CCR</sub>           |
| 38           | I/O              | I/O                        |
| 39           | HCLK             | HCLK                       |
| 40           | I/O              | I/O                        |
| 41           | I/O              | I/O                        |
| 42           | I/O              | I/O                        |
| 43           | I/O              | I/O                        |
| 44           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 45           | I/O              | I/O                        |
| 46           | I/O              | I/O                        |
| 47           | I/O              | I/O                        |
| 48           | I/O              | I/O                        |
| 49           | TDO, I/O         | TDO, I/O                   |
| 50           | I/O              | I/O                        |
| 51           | GND              | GND                        |
| 52           | I/O              | I/O                        |
| 53           | I/O              | I/O                        |
| 54           | I/O              | I/O                        |
| 55           | I/O              | I/O                        |
| 56           | I/O              | I/O                        |
| 57           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 58           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 59           | I/O              | I/O                        |
| 60           | I/O              | I/O                        |
| 61           | I/O              | I/O                        |
| 62           | I/O              | I/O                        |
| 63           | I/O              | I/O                        |
| 64           | I/O              | I/O                        |
| 65           | I/O              | I/O                        |
| 66           | I/O              | I/O                        |
| 67           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 68           | GND              | GND                        |

| 100-Pin VQFP |                  |                            |
|--------------|------------------|----------------------------|
| Pin Number   | A545X08 Function | A545X16, A545X16P Function |
| 69           | GND              | GND                        |
| 70           | I/O              | I/O                        |
| 71           | I/O              | I/O                        |
| 72           | I/O              | I/O                        |
| 73           | I/O              | I/O                        |
| 74           | I/O              | I/O                        |
| 75           | I/O              | I/O                        |
| 76           | I/O              | I/O                        |
| 77           | I/O              | I/O                        |
| 78           | I/O              | I/O                        |
| 79           | I/O              | I/O                        |
| 80           | I/O              | I/O                        |
| 81           | I/O              | I/O                        |
| 82           | V <sub>CCI</sub> | V <sub>CCI</sub>           |
| 83           | I/O              | I/O                        |
| 84           | I/O              | I/O                        |
| 85           | I/O              | I/O                        |
| 86           | I/O              | I/O                        |
| 87           | CLKA             | CLKA                       |
| 88           | CLKB             | CLKB                       |
| 89           | V <sub>CCR</sub> | V <sub>CCR</sub>           |
| 90           | V <sub>CCA</sub> | V <sub>CCA</sub>           |
| 91           | GND              | GND                        |
| 92           | PRA, I/O         | PRA, I/O                   |
| 93           | I/O              | I/O                        |
| 94           | I/O              | I/O                        |
| 95           | I/O              | I/O                        |
| 96           | I/O              | I/O                        |
| 97           | I/O              | I/O                        |
| 98           | I/O              | I/O                        |
| 99           | I/O              | I/O                        |
| 100          | TCK, I/O         | TCK, I/O                   |

| 313-Pin PBGA |                  | 313-Pin PBGA |                  | 313-Pin PBGA |                  | 313-Pin PBGA |                  |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number   | A54SX32 Function |
| H20          | I/O              | L25          | I/O              | R5           | I/O              | V10          | I/O              |
| H22          | V <sub>CCI</sub> | M2           | I/O              | R7           | I/O              | V12          | I/O              |
| H24          | I/O              | M4           | I/O              | R9           | I/O              | V14          | I/O              |
| J1           | I/O              | M6           | I/O              | R11          | I/O              | V16          | NC               |
| J3           | I/O              | M8           | I/O              | R13          | GND              | V18          | I/O              |
| J5           | I/O              | M10          | I/O              | R15          | I/O              | V20          | I/O              |
| J7           | NC               | M12          | GND              | R17          | I/O              | V22          | V <sub>CCA</sub> |
| J9           | I/O              | M14          | GND              | R19          | I/O              | V24          | V <sub>CCI</sub> |
| J11          | I/O              | M16          | V <sub>CCI</sub> | R21          | I/O              | W1           | I/O              |
| J13          | CLKA             | M18          | I/O              | R23          | I/O              | W3           | I/O              |
| J15          | I/O              | M20          | I/O              | R25          | I/O              | W5           | I/O              |
| J17          | I/O              | M22          | I/O              | T2           | I/O              | W7           | NC               |
| J19          | I/O              | M24          | I/O              | T4           | I/O              | W9           | I/O              |
| J21          | GND              | N1           | I/O              | T6           | I/O              | W11          | I/O              |
| J23          | I/O              | N3           | V <sub>CCA</sub> | T8           | I/O              | W13          | V <sub>CCI</sub> |
| J25          | I/O              | N5           | V <sub>CCR</sub> | T10          | I/O              | W15          | I/O              |
| K2           | I/O              | N7           | I/O              | T12          | I/O              | W17          | I/O              |
| K4           | I/O              | N9           | V <sub>CCI</sub> | T14          | HCLK             | W19          | I/O              |
| K6           | I/O              | N11          | GND              | T16          | I/O              | W21          | I/O              |
| K8           | V <sub>CCI</sub> | N13          | GND              | T18          | I/O              | W23          | I/O              |
| K10          | I/O              | N15          | GND              | T20          | I/O              | W25          | I/O              |
| K12          | I/O              | N17          | I/O              | T22          | I/O              | Y2           | I/O              |
| K14          | I/O              | N19          | I/O              | T24          | I/O              | Y4           | I/O              |
| K16          | I/O              | N21          | I/O              | U1           | I/O              | Y6           | I/O              |
| K18          | I/O              | N23          | V <sub>CCR</sub> | U3           | I/O              | Y8           | I/O              |
| K20          | V <sub>CCA</sub> | N25          | V <sub>CCA</sub> | U5           | V <sub>CCI</sub> | Y10          | I/O              |
| K22          | I/O              | P2           | I/O              | U7           | I/O              | Y12          | I/O              |
| K24          | I/O              | P4           | I/O              | U9           | I/O              | Y14          | I/O              |
| L1           | I/O              | P6           | I/O              | U11          | I/O              | Y16          | I/O              |
| L3           | I/O              | P8           | I/O              | U13          | I/O              | Y18          | I/O              |
| L5           | I/O              | P10          | I/O              | U15          | I/O              | Y20          | NC               |
| L7           | I/O              | P12          | GND              | U17          | I/O              | Y22          | I/O              |
| L9           | I/O              | P14          | GND              | U19          | I/O              | Y24          | NC               |
| L11          | I/O              | P16          | I/O              | U21          | I/O              |              |                  |
| L13          | GND              | P18          | I/O              | U23          | I/O              |              |                  |
| L15          | I/O              | P20          | NC               | U25          | I/O              |              |                  |
| L17          | I/O              | P22          | I/O              | V2           | V <sub>CCA</sub> |              |                  |
| L19          | I/O              | P24          | I/O              | V4           | I/O              |              |                  |
| L21          | I/O              | R1           | I/O              | V6           | I/O              |              |                  |
| L23          | I/O              | R3           | I/O              | V8           | I/O              |              |                  |

# 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

**Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 144-Pin FBGA |                  |
|--------------|------------------|
| Pin Number   | A54SX08 Function |
| A1           | I/O              |
| A2           | I/O              |
| A3           | I/O              |
| A4           | I/O              |
| A5           | V <sub>CCA</sub> |
| A6           | GND              |
| A7           | CLKA             |
| A8           | I/O              |
| A9           | I/O              |
| A10          | I/O              |
| A11          | I/O              |
| A12          | I/O              |
| B1           | I/O              |
| B2           | GND              |
| B3           | I/O              |
| B4           | I/O              |
| B5           | I/O              |
| B6           | I/O              |
| B7           | CLKB             |
| B8           | I/O              |
| B9           | I/O              |
| B10          | I/O              |
| B11          | GND              |
| B12          | I/O              |
| C1           | I/O              |
| C2           | I/O              |
| C3           | TCK, I/O         |
| C4           | I/O              |
| C5           | I/O              |
| C6           | PRA, I/O         |
| C7           | I/O              |
| C8           | I/O              |
| C9           | I/O              |
| C10          | I/O              |
| C11          | I/O              |
| C12          | I/O              |

| 144-Pin FBGA |                  |
|--------------|------------------|
| Pin Number   | A54SX08 Function |
| D1           | I/O              |
| D2           | V <sub>CCI</sub> |
| D3           | TDI, I/O         |
| D4           | I/O              |
| D5           | I/O              |
| D6           | I/O              |
| D7           | I/O              |
| D8           | I/O              |
| D9           | I/O              |
| D10          | I/O              |
| D11          | I/O              |
| D12          | I/O              |
| E1           | I/O              |
| E2           | I/O              |
| E3           | I/O              |
| E4           | I/O              |
| E5           | TMS              |
| E6           | V <sub>CCI</sub> |
| E7           | V <sub>CCI</sub> |
| E8           | V <sub>CCI</sub> |
| E9           | V <sub>CCA</sub> |
| E10          | I/O              |
| E11          | GND              |
| E12          | I/O              |
| F1           | I/O              |
| F2           | I/O              |
| F3           | V <sub>CCR</sub> |
| F4           | I/O              |
| F5           | GND              |
| F6           | GND              |
| F7           | GND              |
| F8           | V <sub>CCI</sub> |
| F9           | I/O              |
| F10          | GND              |
| F11          | I/O              |
| F12          | I/O              |

| 144-Pin FBGA |                  |
|--------------|------------------|
| Pin Number   | A54SX08 Function |
| G1           | I/O              |
| G2           | GND              |
| G3           | I/O              |
| G4           | I/O              |
| G5           | GND              |
| G6           | GND              |
| G7           | GND              |
| G8           | V <sub>CCI</sub> |
| G9           | I/O              |
| G10          | I/O              |
| G11          | I/O              |
| G12          | I/O              |
| H1           | I/O              |
| H2           | I/O              |
| H3           | I/O              |
| H4           | I/O              |
| H5           | V <sub>CCA</sub> |
| H6           | V <sub>CCA</sub> |
| H7           | V <sub>CCI</sub> |
| H8           | V <sub>CCI</sub> |
| H9           | V <sub>CCA</sub> |
| H10          | I/O              |
| H11          | I/O              |
| H12          | V <sub>CCR</sub> |
| J1           | I/O              |
| J2           | I/O              |
| J3           | I/O              |
| J4           | I/O              |
| J5           | I/O              |
| J6           | PRB, I/O         |
| J7           | I/O              |
| J8           | I/O              |
| J9           | I/O              |
| J10          | I/O              |
| J11          | I/O              |
| J12          | V <sub>CCA</sub> |

| 144-Pin FBGA |                  |
|--------------|------------------|
| Pin Number   | A54SX08 Function |
| K1           | I/O              |
| K2           | I/O              |
| K3           | I/O              |
| K4           | I/O              |
| K5           | I/O              |
| K6           | I/O              |
| K7           | GND              |
| K8           | I/O              |
| K9           | I/O              |
| K10          | GND              |
| K11          | I/O              |
| K12          | I/O              |
| L1           | GND              |
| L2           | I/O              |
| L3           | I/O              |
| L4           | I/O              |
| L5           | I/O              |
| L6           | I/O              |
| L7           | HCLK             |
| L8           | I/O              |
| L9           | I/O              |
| L10          | I/O              |
| L11          | I/O              |
| L12          | I/O              |
| M1           | I/O              |
| M2           | I/O              |
| M3           | I/O              |
| M4           | I/O              |
| M5           | I/O              |
| M6           | I/O              |
| M7           | V <sub>CCA</sub> |
| M8           | I/O              |
| M9           | I/O              |
| M10          | I/O              |
| M11          | TDO, I/O         |
| M12          | I/O              |