

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	174
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32-1pqg208

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

SX Family FPGAs
General Description 1-
SX Family Architecture
Programming
3.3 V / 5 V Operating Conditions 1-
PCI Compliance for the SX Family1-
A54SX16P AC Specifications for (PCI Operation)
A54SX16P DC Specifications (3.3 V PCI Operation)
A54SX16P AC Specifications (3.3 V PCI Operation)
Power-Up Sequencing 1-1
Power-Down Sequencing
Evaluating Power in SX Devices
SX Timing Model 1-2
Timing Characteristics 1-23
Package Pin Assignments
84-Pin PLCC
208-Pin PQFP
144-Pin TQFP
176-Pin TQFP
100-Pin VQFP
313-Pin PBGA
329-Pin PBGA
144-Pin FBGA
Datasheet Information
List of Changes
Datasheet Categories
International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)
NEULIALIUIIS (EAN)



# **General Description**

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

# SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

#### **Programmable Interconnect Element**

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

#### **Logic Module Design**

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

#### **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2




Figure 1-8 • Probe Setup

# **Programming**

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

# 3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V <sub>CCR</sub> <sup>2</sup>	DC Supply Voltage <sup>3</sup>	-0.3 to + 6.0	V
$V_{CCA}^2$	DC Supply Voltage	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V <sub>CCI</sub> <sup>2</sup>	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
V <sub>I</sub>	Input Voltage	-0.5 to + 5.5	V
V <sub>O</sub>	Output Voltage	-0.5 to + 3.6	V
I <sub>IO</sub>	I/O Source Sink Current <sup>3</sup>	−30 to + 5.0	mA
T <sub>STG</sub>	Storage Temperature	–65 to +150	°C

#### Notes

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V<sub>CCR</sub> in the A54SX16P must be greater than or equal to V<sub>CCI</sub> during power-up and power-down sequences and during normal operation.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than  $V_{CC}$  + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for  $V_{CC} > V_{OUT} > 3.1 \text{ V}$ 

$$EQ 1-1$$

# A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		3.0	3.6	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
I <sub>IL</sub>	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μΑ
$V_{OH}$	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CC</sub>		V
$V_{OL}$	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

# **Evaluating Power in SX Devices**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Consumption**

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

n

#### **DC Power Dissipation**

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I <sub>CC</sub>	V <sub>CC</sub>	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + \\ (I_{standby}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-6

#### **AC Power Dissipation**

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q_1}) + (r_1 \times f_{q_1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q_2}) + (r_2 \times f_{q_2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EOHV} \times f_{s_1}) + (C_{EOHF} \times f_{s_1}))_{HCLK}] \end{split}$$

EQ 1-8

#### **Definition of Terms Used in Formula**

 $m = Number of logic modules switching at <math>f_m$ 

Number of input buffers switching at f<sub>n</sub>

p = Number of output buffers switching at f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

s<sub>1</sub> = Number of clock loads on the dedicated array

C<sub>EOM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EOO</sub> = Equivalent capacitance of output buffers in pF

 $C_{EQCR}$  = Equivalent capacitance of routed array clock in pF

C<sub>EQHV</sub> = Variable capacitance of dedicated array clock

C<sub>EOHF</sub> = Fixed capacitance of dedicated array clock

C<sub>I</sub> = Output lead capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

 $f_{q1}$  = Average first routed array clock rate in MHz

f<sub>q2</sub> = Average second routed array clock rate in MHz

f<sub>s1</sub> = Average dedicated array clock rate in MHz

1-16 v3.2

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	A545X08	A54SX16	A54SX16P	A54SX32
C <sub>EQM</sub> (pF)	4.0	4.0	4.0	4.0
C <sub>EQI</sub> (pF)	3.4	3.4	3.4	3.4
C <sub>EQO</sub> (pF)	4.7	4.7	4.7	4.7
C <sub>EQCR</sub> (pF)	1.6	1.6	1.6	1.6
C <sub>EQHV</sub>	0.615	0.615	0.615	0.615
C <sub>EQHF</sub>	60	96	96	140
r <sub>1</sub> (pF)	87	138	138	171
r <sub>2</sub> (pF)	87	138	138	171

# **Guidelines for Calculating Power Consumption**

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

### **Sample Power Calculation**

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q <sub>1</sub> )	20% of register cells
Second Routed Array Clock Loads (q <sub>2</sub> )	20% of register cells
Load Capacitance (C <sub>L</sub> )	35 pF
Average Logic Module Switching Rate (f <sub>m</sub> )	f/10
Average Input Switching Rate (f <sub>n</sub> )	f/5
Average Output Switching Rate (f <sub>p</sub> )	f/10
Average First Routed Array Clock Rate (f <sub>q1</sub> )	f/2
Average Second Routed Array Clock Rate (f <sub>q2</sub> )	f/2
Average Dedicated Array Clock Rate (f <sub>s1</sub> )	f
Dedicated Clock Array Clock Loads (s <sub>1</sub> )	20% of regular modules

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) +  $P_{DC}$  (static power)

**AC Power Dissipation** 

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \ (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \ (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \ (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature (T<sub>J</sub>)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature =  $\Delta T + T_a$ 

EQ 1-13

Where:

T<sub>a</sub> = Ambient Temperature

 $\Delta T$  = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$ 

P = Power calculated from Estimating Power Consumption section

 $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section

#### **Package Thermal Characteristics**

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

Maximum Power Allowed = 
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 =  $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$  = 2.86 W

v3.2

EQ 1-14

1-19

## **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

## **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

#### **Long Tracks**

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

## **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# **A54SX08 Timing Characteristics**

Table 1-17 • A54SX08 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' 9	peed	'-1' !	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
C-Cell Prop	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	Routing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timi	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		8.0		1.1		1.2		1.4	ns
$t_{CLR}$	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Mod	ule Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Mod	ule Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

1-24 v3.2

<sup>1.</sup> For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.

<sup>2.</sup> Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{\text{HMAX}}$	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
$t_{DHL}$	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn}$ ,  $t_{RCO}+t_{RD1}+t_{PDn}$ , or  $t_{PD1}+t_{RD1}+t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



Table 1-18 • A54SX16 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	peed	'-2' 9	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		8.0	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		8.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Notes:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ , the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.4		0.4		0.5	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Note:

- 1. For dual-module macros, use  $t_{PD}$  +  $t_{RD1}$  +  $t_{PDn}$ ,  $t_{RCO}$  +  $t_{RD1}$  +  $t_{PDn}$ , or  $t_{PD1}$  +  $t_{RD1}$  +  $t_{SUD}$ , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$ . For  $t_{\text{ENZL}}$  and  $t_{\text{ENZH}}$  the loading is 5 pF.

1-32 v3.2



### Pin Description

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

#### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB. I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

#### **V<sub>CCA</sub>** Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

#### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

# **Package Pin Assignments**

# 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

#### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-1

Pin Number         A54SX08 Function           1         V <sub>CCR</sub> 2         GND           3         V <sub>CCA</sub> 4         PRA, I/O           5         I/O           6         I/O           7         V <sub>CCI</sub> 8         I/O           9         I/O           10         I/O           11         TCK, I/O           12         TDI, I/O           13         I/O           14         I/O           15         I/O           16         TMS           17         I/O           18         I/O           19         I/O           20         I/O	
2 GND  3 V <sub>CCA</sub> 4 PRA, VO  5 VO  6 VO  7 V <sub>CCI</sub> 8 VO  9 VO  10 I/O  11 TCK, VO  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
3 V <sub>CCA</sub> 4 PRA, I/O 5 I/O 6 I/O 7 V <sub>CCI</sub> 8 I/O 9 I/O 10 I/O 11 TCK, I/O 12 TDI, I/O 13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O	
4 PRA, I/O  5 I/O  6 I/O  7 V <sub>CCI</sub> 8 I/O  9 I/O  10 I/O  11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O	
5	
6	
7 V <sub>CCI</sub> 8 VO  9 VO  10 VO  11 TCK, VO  12 TDI, VO  13 VO  14 VO  15 VO  16 TMS  17 VO  18 VO  20 VO	
8	
9	
10	
11 TCK, I/O  12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
12 TDI, I/O  13 I/O  14 I/O  15 I/O  16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
13 I/O 14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
14 I/O 15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
15 I/O 16 TMS 17 I/O 18 I/O 19 I/O 20 I/O	
16 TMS  17 I/O  18 I/O  19 I/O  20 I/O	
17 I/O 18 I/O 19 I/O 20 I/O	
18 I/O 19 I/O 20 I/O	
19 I/O 20 I/O	
20 I/O	
21 1/0	
Z1 I/U	
22 I/O	
23 1/0	
24 I/O	
25 I/O	
26 I/O	
27 GND	
28 V <sub>CCI</sub>	
29 1/0	
30 I/O	
31 1/0	
32 I/O	
33 1/0	
34 1/0	
35 I/O	

84-Pin PLCC				
A545X08				
Pin Number	Function			
36	1/0			
37	I/O			
38	I/O			
39	I/O			
40	PRB, I/O			
41	V <sub>CCA</sub>			
42	GND			
43	$V_{CCR}$			
44	I/O			
45	HCLK			
46	1/0			
47	I/O			
48	I/O			
49	I/O			
50	I/O			
51	I/O			
52	TDO, I/O			
53	I/O			
54	I/O			
55	I/O			
56	I/O			
57	I/O			
58	I/O			
59	V <sub>CCA</sub>			
60	V <sub>CCI</sub>			
61	GND			
62	I/O			
63	I/O			
64	I/O			
65	I/O			
66	I/O			
67	I/O			
68	V <sub>CCA</sub>			
69	GND			
70	1/0			

84-Pin PLCC				
Pin Number	A54SX08 Function			
71	I/O			
72	I/O			
73	I/O			
74	I/O			
75	I/O			
76	I/O			
77	I/O			
78	I/O			
79	I/O			
80	I/O			
81	I/O			
82	I/O			
83	CLKA			
84	CLKB			

2-2 v3.2



208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
73	NC	I/O	I/O		
74	I/O	I/O	I/O		
75	NC	I/O	I/O		
76	PRB, I/O	PRB, I/O	PRB, I/O		
77	GND	GND	GND		
78	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
79	GND	GND	GND		
80	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
81	I/O	I/O	I/O		
82	HCLK	HCLK	HCLK		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	NC	I/O	I/O		
86	I/O	I/O	I/O		
87	I/O	I/O	I/O		
88	NC	I/O	I/O		
89	I/O	I/O	I/O		
90	I/O	I/O	I/O		
91	NC	I/O	I/O		
92	I/O	I/O	I/O		
93	I/O	I/O	I/O		
94	NC	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	1/0	I/O		
97	NC	1/0	I/O		
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
99	I/O	1/0	I/O		
100	I/O	1/0	I/O		
101	I/O	1/0	I/O		
102	I/O	I/O	I/O		
103	TDO, I/O	TDO, I/O	TDO, I/O		
104	I/O	1/0	I/O		
105	GND	GND	GND		
106	NC	I/O	I/O		
107	I/O	I/O	I/O		
108	NC	I/O	I/O		

208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
109	I/O	I/O	1/0		
110	I/O	I/O	1/0		
111	I/O	I/O	1/0		
112	I/O	I/O	1/0		
113	I/O	I/O	1/0		
114	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
116	NC	I/O	1/0		
117	I/O	I/O	1/0		
118	I/O	I/O	I/O		
119	NC	I/O	I/O		
120	I/O	I/O	I/O		
121	I/O	I/O	I/O		
122	NC	I/O	1/0		
123	I/O	I/O	1/0		
124	I/O	I/O	1/0		
125	NC	I/O	I/O		
126	I/O	I/O	I/O		
127	I/O	I/O	1/0		
128	I/O	I/O	I/O		
129	GND	GND	GND		
130	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		
131	GND	GND	GND		
132	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
133	I/O	I/O	I/O		
134	I/O	I/O	I/O		
135	NC	I/O	1/0		
136	I/O	I/O	I/O		
137	I/O	I/O	1/0		
138	NC	I/O	I/O		
139	I/O	I/O	I/O		
140	I/O	I/O	I/O		
141	NC	I/O	1/0		
142	I/O	I/O	1/0		
143	NC	I/O	I/O		
144	I/O	1/0	1/0		

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

v3.2 2-5

# 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

#### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-7

# 100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

#### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2