

Welcome to <u>E-XFL.COM</u>

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32-1tq176

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 •	Boundary Scan Pin Functionality
-------------	---------------------------------

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 $k\Omega$ on TMS.

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence[®] Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.






Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability. The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions *Table 1-3* • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V _{CCA} ²	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
VI	Input Voltage	-0.5 to + 5.5	V
V _O	Output Voltage	-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	-30 to + 5.0	mA
T _{STG}	Storage Temperature	-65 to +150	°C

Notes:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.

2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.

3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND – 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^{3}$		-142	mA
I _{OL(AC)}	Switching Current High	$V_{OUT} \ge 2.2^{1}$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V _{OUT} /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^{3}$		206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + (V _{IN} + 1)/0.015		mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Table 1-7 A54SX16P AC Specifications for (PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.






Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.

Voltage Out

Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

 $I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$ for V_{CC} > V_{OUT} > 0.7 V_{CC} $I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$ for 0 V < V_{OUT} < 0.18 V_{CC}

EQ 1-3

EQ 1-4

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

р

х

у

r₁

fn

fp

f_{s1}

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12	• Sta	ndby Pov	ver
------------	-------	----------	-----

I _{cc}	V _{cc}	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EO 1-6.

 $P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} +$ $(I_{standbv}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

 $P_{AC} = V_{CCA}^2 \times [(m \times C_{EOM} \times f_m)_{Module} +$ $(n \times C_{EOI} \times f_n)_{Input Buffer} + (p \times (C_{EOO} + C_L) \times f_p)_{Output Buffer} +$ $(0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} +$ $(0.5 \times (q2 \times CEQCR \times f_{q2}) + (r2 \times f_{q2}))RCLKB +$ $(0.5 \times (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}]$

EQ 1-8

Definition of Terms Used in Formula

m	=	Number of logic modules switching at f _m
n	=	Number of input buffers switching at f _p

- = Number of input buffers switching at f_n
- Number of output buffers switching at fp =
- Number of clock loads on the first routed array q_1 clock
- Number of clock loads on the second routed array = q_2 clock
 - = Number of I/Os at logic low
 - Number of I/Os at logic high =
 - = Fixed capacitance due to first routed array clock
- Fixed capacitance due to second routed array = r₂ clock
- Number of clock loads on the dedicated array = **s**₁ clock

$$C_{EQM}$$
 = Equivalent capacitance of logic modules in pF

- Equivalent capacitance of input buffers in pF C_{EQI} =
- Equivalent capacitance of output buffers in pF $C_{EOO} =$
- Equivalent capacitance of routed array clock in pF $C_{EOCR} =$
- Variable capacitance of dedicated array clock $C_{EOHV} =$
- Fixed capacitance of dedicated array clock $C_{EOHF} =$
- C = Output lead capacitance in pF
- Average logic module switching rate in MHz fm =
 - = Average input buffer switching rate in MHz
 - = Average output buffer switching rate in MHz
- = Average first routed array clock rate in MHz f_{q1}
- Average second routed array clock rate in MHz f_{q2} =
 - = Average dedicated array clock rate in MHz

Table 1-13 shows capacitance values for various devices.

	A54SX08	A54SX16	A54SX16P	A54SX32
C _{EQM} (pF)	4.0	4.0	4.0	4.0
C _{EQI} (pF)	3.4	3.4	3.4	3.4
C _{EQO} (pF)	4.7	4.7	4.7	4.7
C _{EQCR} (pF)	1.6	1.6	1.6	1.6
C _{EQHV}	0.615	0.615	0.615	0.615
C _{EQHF}	60	96	96	140
r ₁ (pF)	87	138	138	171
r ₂ (pF)	87	138	138	171

 Table 1-13
 Capacitance Values for Devices

Table 1-14 • Power Consumption Guidelines

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q ₁)	20% of register cells
Second Routed Array Clock Loads (q ₂)	20% of register cells
Load Capacitance (C _L)	35 pF
Average Logic Module Switching Rate (f _m)	f/10
Average Input Switching Rate (f _n)	f/5
Average Output Switching Rate (f _p)	f/10
Average First Routed Array Clock Rate (f _{q1})	f/2
Average Second Routed Array Clock Rate (f _{q2})	f/2
Average Dedicated Array Clock Rate (f _{s1})	f
Dedicated Clock Array Clock Loads (s ₁)	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

EQ 1-9

AC Power Dissipation


 $P_{AC} = P_{Module} + P_{RCLKA Net} + P_{RCLKB Net} + P_{HCLK Net} + P_{Output Buffer} + P_{Input Buffer}$

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output Buffer} + \\ (0.5 & (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 & (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 & (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



SX Timing Model






Figure 1-12 • SX Timing Model

Hardwired Clock

External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)


$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$


= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16


Routed Clock

	External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns	
EQ 1-15		EQ 1-17
	Clock-to-Out (Pin-to-Pin)	
	$= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$	
	= 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns	
EO 1-16		EQ 1-18












Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

Table 1-20 • A54SX32 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	Speed	'-2' !	5peed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.3		0.4		0.4		0.5	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{rckh}	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t _{RCKSW}	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t _{RCKSW}	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{enhz}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.



Package Pin Assignments

84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



	176-Pi	n TQFP	
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V _{CCI}	V _{CCI}	V _{CCI}
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V _{CCA}	V _{CCA}	V _{CCA}
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V _{CCI}	V _{CCI}	V _{CCI}
33	V _{CCA}	V _{CCA}	V _{CCA}
34	I/O	I/O	I/O

176-Pin TQFP										
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function							
35	I/O	I/O	I/O							
36	I/O	I/O	I/O							
37	I/O	I/O	I/O							
38	I/O	I/O	I/O							
39	I/O	I/O	I/O							
40	NC	I/O	I/O							
41	I/O	I/O	I/O							
42	NC	I/O	I/O							
43	I/O	I/O	I/O							
44	GND	GND	GND							
45	I/O	I/O	I/O							
46	I/O	I/O	I/O							
47	I/O	I/O	I/O							
48	I/O	I/O	I/O							
49	I/O	I/O	I/O							
50	I/O	I/O	I/O							
51	I/O	I/O	I/O							
52	V _{CCI}	V _{CCI}	V _{CCI}							
53	I/O	I/O	I/O							
54	NC	I/O	I/O							
55	I/O	I/O	I/O							
56	I/O	I/O	I/O							
57	NC	I/O	I/O							
58	I/O	I/O	I/O							
59	I/O	I/O	I/O							
60	I/O	I/O	I/O							
61	I/O	I/O	I/O							
62	I/O	I/O	I/O							
63	I/O	I/O	I/O							
64	PRB, I/O	PRB, I/O	PRB, I/O							
65	GND	GND	GND							
66	V _{CCA}	V _{CCA}	V _{CCA}							
67	V _{CCR}	V _{CCR}	V _{CCR}							
68	I/O	I/O	I/O							

	176-Pi	n TQFP		176-Pin TQFP								
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function					
69	HCLK	HCLK	HCLK	103	I/O	I/O	I/O					
70	I/O	I/O	I/O	104	I/O	I/O	I/O					
71	I/O	I/O	I/O	105	I/O	I/O	I/O					
72	I/O	I/O	I/O	106	I/O	I/O	I/O					
73	I/O	I/O	I/O	107	I/O	I/O	I/O					
74	I/O	I/O	I/O	108	GND	GND	GND					
75	I/O	I/O	I/O	109	V _{CCA}	V _{CCA}	V _{CCA}					
76	I/O	I/O	I/O	110	GND	GND	GND					
77	I/O	I/O	I/O	111	I/O	I/O	I/O					
78	I/O	I/O	I/O	112	I/O	I/O	I/O					
79	NC	I/O	I/O	113	I/O	I/O	I/O					
80	I/O	I/O	I/O	114	I/O	I/O	I/O					
81	NC	I/O	I/O	115	I/O	I/O	I/O					
82	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O					
83	I/O	I/O	I/O	117	I/O	I/O	I/O					
84	I/O	I/O	I/O	118	NC	I/O	I/O					
85	I/O	I/O	I/O	119	I/O	I/O	I/O					
86	I/O	I/O	I/O	120	NC	I/O	I/O					
87	TDO, I/O	TDO, I/O	TDO, I/O	121	NC	I/O	I/O					
88	I/O	I/O	I/O	122	V _{CCA}	V _{CCA}	V _{CCA}					
89	GND	GND	GND	123	GND	GND	GND					
90	NC	I/O	I/O	124	V _{CCI}	V _{CCI}	V _{CCI}					
91	NC	I/O	I/O	125	I/O	I/O	I/O					
92	I/O	I/O	I/O	126	I/O	I/O	I/O					
93	I/O	I/O	I/O	127	I/O	I/O	I/O					
94	I/O	I/O	I/O	128	I/O	I/O	I/O					
95	I/O	I/O	I/O	129	I/O	I/O	I/O					
96	I/O	I/O	I/O	130	I/O	I/O	I/O					
97	I/O	I/O	I/O	131	NC	I/O	I/O					
98	V _{CCA}	V _{CCA}	V _{CCA}	132	NC	I/O	I/O					
99	V _{CCI}	V _{CCI}	V _{CCI}	133	GND	GND	GND					
100	I/O	I/O	I/O	134	I/O	I/O	I/O					
101	I/O	I/O	I/O	135	I/O	I/O	I/O					
102	I/O	I/O	I/O	136	I/O	I/O	I/O					

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



313-Pin PBGA		313-Pi	n PBGA	313-Pi	n PBGA	313-Pin PBGA			
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function		
A1	GND	AC5	I/O	B10	I/O	E15	I/O		
A3	NC	AC7	I/O	B12	I/O	E17	I/O		
A5	I/O	AC9	I/O	B14	I/O	E19	I/O		
A7	I/O	AC11	I/O	B16	I/O	E21	I/O		
A9	I/O	AC13	V _{CCR}	B18	I/O	E23	I/O		
A11	I/O	AC15	I/O	B20	I/O	E25	I/O		
A13	V _{CCR}	AC17	I/O	B22	I/O	F2	I/O		
A15	I/O	AC19	I/O	B24	I/O	F4	I/O		
A17	I/O	AC21	I/O	C1	TDI, I/O	F6	NC		
A19	I/O	AC23	I/O	C3	I/O	F8	I/O		
A21	I/O	AC25	NC	C5	NC	F10	NC		
A23	NC	AD2	GND	С7	I/O	F12	I/O		
A25	GND	AD4	I/O	С9	I/O	F14	I/O		
AA1	I/O	AD6	V _{CCI}	C11	I/O	F16	NC		
AA3	I/O	AD8	I/O	C13	V _{CCI}	F18	I/O		
AA5	NC	AD10	I/O	C15	I/O	F20	I/O		
AA7	I/O	AD12	PRB, I/O	C17	I/O	F22	I/O		
AA9	NC	AD14	I/O	C19	V _{CCI}	F24	I/O		
AA11	I/O	AD16	I/O	C21	I/O	G1	I/O		
AA13	I/O	AD18	I/O	C23	I/O	G3	TMS		
AA15	I/O	AD20	I/O	C25	NC	G5	I/O		
AA17	I/O	AD22	NC	D2	I/O	G7	I/O		
AA19	I/O	AD24	I/O	D4	NC	G9	V _{CCI}		
AA21	I/O	AE1	NC	D6	I/O	G11	I/O		
AA23	NC	AE3	I/O	D8	I/O	G13	CLKB		
AA25	I/O	AE5	I/O	D10	I/O	G15	I/O		
AB2	NC	AE7	I/O	D12	I/O	G17	I/O		
AB4	NC	AE9	I/O	D14	I/O	G19	I/O		
AB6	I/O	AE11	I/O	D16	I/O	G21	I/O		
AB8	I/O	AE13	V _{CCA}	D18	I/O	G23	I/O		
AB10	I/O	AE15	I/O	D20	I/O	G25	I/O		
AB12	I/O	AE17	I/O	D22	I/O	H2	I/O		
AB14	I/O	AE19	I/O	D24	NC	H4	I/O		
AB16	I/O	AE21	I/O	E1	I/O	H6	I/O		
AB18	V _{CCI}	AE23	TDO, I/O	E3	NC	H8	I/O		
AB20	NC	AE25	GND	E5	I/O	H10	I/O		
AB22	I/O	B2	TCK, I/O	E7	I/O	H12	PRA, I/O		
AB24	I/O	B4	I/O	E9	I/O	H14	I/O		
AC1	I/O	B6	I/O	E11	I/O	H16	I/O		
AC3	I/O	B8	I/O	E13	V _{CCA}	H18	NC		

313-Pin PBGA		313-Pi	n PBGA	313-Pi	n PBGA	313-Pin PBGA			
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function		
H20	I/O	L25	I/O	R5	I/O	V10	I/O		
H22	V _{CCI}	M2	I/O	R7	I/O	V12	I/O		
H24	I/O	M4	I/O	R9	I/O	V14	I/O		
J1	I/O	M6	I/O	R11	I/O	V16	NC		
J3	I/O	M8	I/O	R13	GND	V18	I/O		
J5	I/O	M10	I/O	R15	I/O	V20	I/O		
J7	NC	M12	GND	R17	I/O	V22	V _{CCA}		
J9	I/O	M14	GND	R19	I/O	V24	V _{CCI}		
J11	I/O	M16	V _{CCI}	R21	I/O	W1	I/O		
J13	CLKA	M18	I/O	R23	I/O	W3	I/O		
J15	I/O	M20	I/O	R25	I/O	W5	I/O		
J17	I/O	M22	I/O	T2	I/O	W7	NC		
J19	I/O	M24	I/O	T4	I/O	W9	I/O		
J21	GND	N1	I/O	Т6	I/O	W11	I/O		
J23	I/O	N3	V _{CCA}	Т8	I/O	W13	V _{CCI}		
J25	I/O	N5	V _{CCR}	T10	I/O	W15	I/O		
К2	I/O	N7	I/O	T12	I/O	W17	I/O		
K4	I/O	N9	V _{CCI}	T14	HCLK	W19	I/O		
K6	I/O	N11	GND	T16	I/O	W21	I/O		
K8	V _{CCI}	N13	GND	T18	I/O	W23	I/O		
K10	I/O	N15	GND	T20	I/O	W25	I/O		
K12	I/O	N17	I/O	T22	I/O	Y2	I/O		
K14	I/O	N19	I/O	T24	I/O	Y4	I/O		
K16	I/O	N21	I/O	U1	I/O	Y6	I/O		
K18	I/O	N23	V _{CCR}	U3	I/O	Y8	I/O		
K20	V _{CCA}	N25	V _{CCA}	U5	V _{CCI}	Y10	I/O		
K22	I/O	P2	I/O	U7	I/O	Y12	I/O		
K24	I/O	P4	I/O	U9	I/O	Y14	I/O		
L1	I/O	P6	I/O	U11	I/O	Y16	I/O		
L3	I/O	P8	I/O	U13	I/O	Y18	I/O		
L5	I/O	P10	I/O	U15	I/O	Y20	NC		
L7	I/O	P12	GND	U17	I/O	Y22	I/O		
L9	I/O	P14	GND	U19	I/O	Y24	NC		
L11	I/O	P16	I/O	U21	I/O	<u> </u>			
L13	GND	P18	I/O	U23	I/O				
L15	I/O	P20	NC	U25	I/O				
L17	I/O	P22	I/O	V2	V _{CCA}				
L19	I/O	P24	I/O	V4	I/O				
L21	I/O	R1	I/O	V6	I/O				
L23	I/O	R3	I/O	V8	I/O				

329-Pin PBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
А	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	٦
В	0	0	Õ	0	~	~	0	~	~	~	~	~	~	~	0	~	~	~	~	$\overline{}$	0	~	0	
C	Ŭ	č	~	-	-	-	_	-	-	_	_	Ξ.	-	-	-	_	_	_	_	0	-	-	-	
D	•	0	·	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-	~	0	~	
E F	-		-	-																-	-	0	_	
G	· ·	0	·	-																	0	0	0	
н	_	$\overline{0}$	_	_																		0		
J	-	Õ	Ξ.	-																-	-	õ	-	
к	Õ	Õ	Õ	Õ						0	0	0	0	0						-	-	Õ	-	
L	0	0	Ο	0						Ο	Ο	Ο	Ο	Ο						Ο	0	0	0	
м	0	0	Ο	Ο						Ο	Ο	Ο	0	Ο						Ο	Ο	Ο	0	
N	<u> </u>	0	<u> </u>	<u> </u>							Õ									\sim	Õ	\sim	0	
P		0								0	0	0	0	0						-	0	-	0	
R T	•	0	·	-																<u> </u>	0	<u> </u>	0	
U	-		-	0																<u> </u>	0	Ŭ	0	
v	· ·	0	<u> </u>	0																<u> </u>	0	<u> </u>	0	
w	-	õ	-	-																	õ	-	$\hat{0}$	
Y	-	-	_	õ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	<u> </u>	<u> </u>	~	õ	
AA	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	_	Õ	_	_	_	_	_	Õ	-	Õ	Õ	_	Õ	Õ	Õ	
AB	Ō	Ō	Õ	Ó	Õ	Õ	Õ	Õ	Ô	Õ	Õ	Ô	Ô	Ô	Õ	Õ	Õ	Õ	Ō	Ō	Õ	Õ	Õ	
AC	$\overline{)}$	0	Ο	0	Ο	Ο	0	Ο	Ο	0	Ο	Ο	0	0	0	0	0	0	Ο	Ο	0	Ο	0	

Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pin PBGA		329-Pi	n PBGA	329-Pi	n PBGA	329-Pin PBGA			
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function		
D3	I/O	F22	I/O	K20	I/O	N11	GND		
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND		
D5	I/O	G1	I/O	K22	I/O	N13	GND		
D6	I/O	G2	I/O	K23	I/O	N14	GND		
D7	I/O	G3	I/O	L1	I/O	N20	NC		
D8	I/O	G4	I/O	L2	I/O	N21	I/O		
D9	I/O	G20	I/O	L3	I/O	N22	I/O		
D10	I/O	G21	I/O	L4	V _{CCR}	N23	I/O		
D11	V _{CCA}	G22	I/O	L10	GND	P1	I/O		
D12	V _{CCR}	G23	GND	L11	GND	P2	I/O		
D13	I/O	H1	I/O	L12	GND	Р3	I/O		
D14	I/O	H2	I/O	L13	GND	P4	I/O		
D15	I/O	H3	I/O	L14	GND	P10	GND		
D16	I/O	H4	I/O	L20	V _{CCR}	P11	GND		
D17	I/O	H20	V _{CCA}	L21	I/O	P12	GND		
D18	I/O	H21	I/O	L22	I/O	P13	GND		
D19	I/O	H22	I/O	L23	NC	P14	GND		
D20	I/O	H23	I/O	M1	I/O	P20	I/O		
D21	I/O	J1	NC	M2	I/O	P21	I/O		
D22	I/O	J2	I/O	M3	I/O	P22	I/O		
D23	I/O	J3	I/O	M4	V _{CCA}	P23	I/O		
E1	V _{CCI}	J4	I/O	M10	GND	R1	I/O		
E2	I/O	J20	I/O	M11	GND	R2	I/O		
E3	I/O	J21	I/O	M12	GND	R3	I/O		
E4	I/O	J22	I/O	M13	GND	R4	I/O		
E20	I/O	J23	I/O	M14	GND	R20	I/O		
E21	I/O	K1	I/O	M20	V _{CCA}	R21	I/O		
E22	I/O	K2	I/O	M21	I/O	R22	I/O		
E23	I/O	К3	I/O	M22	I/O	R23	I/O		
F1	I/O	K4	I/O	M23	V _{CCI}	T1	I/O		
F2	TMS	K10	GND	N1	I/O	T2	I/O		
F3	I/O	K11	GND	N2	I/O	T3	I/O		
F4	I/O	K12	GND	N3	I/O	T4	I/O		
F20	I/O	K13	GND	N4	I/O	T20	I/O		
F21	I/O	K14	GND	N10	GND	T21	I/O		

144-Pin FBGA		144-Pi	n FBGA	144-Pi	n FBGA	144-Pin FBGA			
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function		
A1	I/O	D1	I/O	G1	I/O	K1	I/O		
A2	I/O	D2	V _{CCI}	G2	GND	K2	I/O		
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O		
A4	I/O	D4	I/O	G4	I/O	К4	I/O		
A5	V _{CCA}	D5	I/O	G5	GND	K5	I/O		
A6	GND	D6	I/O	G6	GND	К6	I/O		
A7	CLKA	D7	I/O	G7	GND	К7	GND		
A8	I/O	D8	I/O	G8	V _{CCI}	K8	I/O		
A9	I/O	D9	I/O	G9	I/O	К9	I/O		
A10	I/O	D10	I/O	G10	I/O	K10	GND		
A11	I/O	D11	I/O	G11	I/O	K11	I/O		
A12	I/O	D12	I/O	G12	I/O	K12	I/O		
B1	I/O	E1	I/O	H1	I/O	L1	GND		
B2	GND	E2	I/O	H2	I/O	L2	I/O		
B3	I/O	E3	I/O	H3	I/O	L3	I/O		
B4	I/O	E4	I/O	H4	I/O	L4	I/O		
B5	I/O	E5	TMS	H5	V _{CCA}	L5	I/O		
B6	I/O	E6	V _{CCI}	H6	V _{CCA}	L6	I/O		
B7	CLKB	E7	V _{CCI}	H7	V _{CCI}	L7	HCLK		
B8	I/O	E8	V _{CCI}	H8	V _{CCI}	L8	I/O		
B9	I/O	E9	V _{CCA}	H9	V _{CCA}	L9	I/O		
B10	I/O	E10	I/O	H10	I/O	L10	I/O		
B11	GND	E11	GND	H11	I/O	L11	I/O		
B12	I/O	E12	I/O	H12	V _{CCR}	L12	I/O		
C1	I/O	F1	I/O	J1	I/O	M1	I/O		
C2	I/O	F2	I/O	J2	I/O	M2	I/O		
C3	TCK, I/O	F3	V _{CCR}	J3	I/O	M3	I/O		
C4	I/O	F4	I/O	J4	I/O	M4	I/O		
C5	I/O	F5	GND	J5	I/O	M5	I/O		
C6	PRA, I/O	F6	GND	J6	PRB, I/O	M6	I/O		
C7	I/O	F7	GND	J7	I/O	M7	V _{CCA}		
C8	I/O	F8	V _{CCI}	J8	I/O	M8	I/O		
С9	I/O	F9	1/0	J9	I/O	M9	I/O		
C10	I/O	F10	GND	J10	I/O	M10	I/O		
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O		
C12	I/O	F12	I/O	J12	V _{CCA}	M12	I/O		

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488