

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFI

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32-1tqg144m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

### Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units	
Temperature Range*	0 to + 70	-40 to + 85	–55 to +125	°C	
3.3 V Power Supply Tolerance	±10	±10	±10	%V <sub>CC</sub>	
5.0 V Power Supply Tolerance	±5	±10	±10	%V <sub>CC</sub>	

**Note:** \*Ambient temperature  $(T_A)$  is used for commercial and industrial; case temperature  $(T_C)$  is used for military.

#### Table 1-5Electrical Specifications

		Comme	ercial	Indus	Industrial		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
V <sub>OH</sub>	$(I_{OH} = -20 \ \mu A) \ (CMOS)$ $(I_{OH} = -8 \ mA) \ (TTL)$	(V <sub>CCI</sub> – 0.1) 2.4	V <sub>CCI</sub> V <sub>CCI</sub>	(V <sub>CCI</sub> – 0.1)	V <sub>CCI</sub>	V	
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	V <sub>CCI</sub>		
V <sub>OL</sub>	(I <sub>OL</sub> = 20 μA) (CMOS)		0.10			V	
	$(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$		0.50				
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50		
V <sub>IL</sub>			0.8		0.8	V	
V <sub>IH</sub>		2.0		2.0		V	
t <sub>R</sub> , t <sub>F</sub>	Input Transition Time t <sub>R</sub> , t <sub>F</sub>		50		50	ns	
C <sub>IO</sub>	C <sub>IO</sub> I/O Capacitance		10		10	pF	
I <sub>CC</sub>	Standby Current, I <sub>CC</sub>		4.0		4.0	mA	
I <sub>CC(D)</sub>	I <sub>CC(D)</sub> I <sub>Dynamic</sub> V <sub>CC</sub> Supply Current	See "	'Evaluating F	ower in SX Device	es" on page 1	-16.	

# A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V <sub>CCA</sub>	Supply Voltage for Array		3.0	3.6	V
V <sub>CCR</sub>	Supply Voltage required for Internal Biasing		3.0	3.6	V
V <sub>CCI</sub>	Supply Voltage for I/Os		3.0	3.6	V
$V_{\text{IH}}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
IIL	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = –500 μA	0.9V <sub>CC</sub>		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



# **Power-Up Sequencing**

Table 1-10Power-Up Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Up Sequence	Comments
A54SX08, A549	X16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	3 V 5.0 V 3.3 V 5.0 V First 3.3 V Second			No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

*Note:* No inputs should be driven (high or low) before completion of power-up.

# **Power-Down Sequencing**

### Table 1-11Power-Down Sequencing

V <sub>CCA</sub>	V <sub>CCR</sub>	V <sub>CCI</sub>	Power-Down Sequence	Comments
A54SX08, A549	5X16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
A54SX16P			·	
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

**Note:** No inputs should be driven (high or low) after the beginning of the power-down sequence.

# **Evaluating Power in SX Devices**

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- 1. Estimate the power consumption of the application.
- 2. Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

## **Estimating Power Consumption**

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

р

х

у

r<sub>1</sub>

fn

fp

f<sub>s1</sub>

## **DC** Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12	• Sta	ndby Pov	ver
------------	-------	----------	-----

I <sub>cc</sub>	V <sub>cc</sub>	Power		
4 mA	3.6 V	14.4 mW		

The DC power dissipation is defined in EO 1-6.

 $P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} +$  $(I_{standbv}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH}$ 

EQ 1-6

## **AC Power Dissipation**

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

 $P_{AC} = V_{CCA}^2 \times [(m \times C_{EOM} \times f_m)_{Module} +$  $(n \times C_{EOI} \times f_n)_{Input Buffer} + (p \times (C_{EOO} + C_L) \times f_p)_{Output Buffer} +$  $(0.5 \times (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} +$  $(0.5 \times (q2 \times CEQCR \times f_{q2}) + (r2 \times f_{q2}))RCLKB +$  $(0.5 \times (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}]$ 

EQ 1-8


## **Definition of Terms Used in Formula**


m	=	Number of logic modules switching at f <sub>m</sub>
n	=	Number of input buffers switching at f <sub>p</sub>

- = Number of input buffers switching at f<sub>n</sub>
- Number of output buffers switching at fp =
- Number of clock loads on the first routed array  $q_1$ clock
- Number of clock loads on the second routed array =  $q_2$ clock
  - = Number of I/Os at logic low
  - Number of I/Os at logic high =
  - = Fixed capacitance due to first routed array clock
- Fixed capacitance due to second routed array = r<sub>2</sub> clock
- Number of clock loads on the dedicated array = **s**<sub>1</sub> clock


$$C_{EQM}$$
 = Equivalent capacitance of logic modules in pF

- Equivalent capacitance of input buffers in pF C<sub>EQI</sub> =
- Equivalent capacitance of output buffers in pF  $C_{EOO} =$
- Equivalent capacitance of routed array clock in pF  $C_{EOCR} =$
- Variable capacitance of dedicated array clock  $C_{EOHV} =$
- Fixed capacitance of dedicated array clock  $C_{EOHF} =$
- C = Output lead capacitance in pF
- Average logic module switching rate in MHz fm =
  - = Average input buffer switching rate in MHz
  - = Average output buffer switching rate in MHz
- = Average first routed array clock rate in MHz f<sub>q1</sub>
- Average second routed array clock rate in MHz f<sub>q2</sub> =
  - = Average dedicated array clock rate in MHz












Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

# **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

# Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

# **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

# A54SX08 Timing Characteristics

#### Table 1-17 • A54SX08 Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propagation Delays <sup>1</sup>										
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Input Modu	le Predicted Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn'}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD'}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.



#### Table 1-17 A54SX08 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions,	V <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>A,</sub> V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
------------------------------------	--	--

		'-3' \$	Speed	'-2' \$	5peed	'-1' \$	5peed	'Std' Speed			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
Dedicated (Hardwired) Array Clock Network											
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns	
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns	
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns	
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns	
t <sub>HCKSW</sub>	Maximum Skew		0.1		0.2		0.2		0.2	ns	
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns	
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz	
Routed Arra	ay Clock Networks										
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns	
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns	
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns	
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns	
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns	
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns	
TTL Output	Module Timing1										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns	
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns	
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns	
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns	
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns	

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

#### Table 1-18 A54SX16 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V	/ <sub>CCR</sub> = 4.75 V, V <sub>CC</sub>	<sub>CA</sub> ,V <sub>CCI</sub> = 3.0 V, T <sub>J</sub> = 70°C)
--------------------------------------	--	---

		'-3' !	Speed	'-2' :	Speed	'-1' :	Speed	'Std'	Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
Dedicated (	Hardwired) Array Clock Network										
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns	
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns	
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns	
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns	
t <sub>HCKSW</sub>	Maximum Skew		0.2		0.2		0.3		0.3	ns	
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns	
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz	
Routed Arra	ay Clock Networks										
t <sub>RCKH</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns	
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns	
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns	
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns	
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns	
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns	
t <sub>RCKSW</sub>	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns	
t <sub>RCKSW</sub>	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns	
TTL Output	Module Timing <sup>3</sup>										
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns	
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns	
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns	
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns	
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns	
t <sub>ENHZ</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns	

Notes:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

## A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' 9	5peed	'-2' \$	5peed	'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays <sup>1</sup>									
t <sub>PD</sub>	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
<b>R-Cell Timir</b>	ng									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.9		1.1		1.3		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted Ir	put Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		0.8		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		0.8		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

#### Table 1-20 • A54SX32 Timing Characteristics (Continued)

### (Worst-Case Commercial Conditions, V<sub>CCR</sub>= 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

		'-3' \$	Speed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (	Hardwired) Array Clock Network									
t <sub>HCKH</sub>	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HCKL</sub>	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t <sub>HPWH</sub>	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t <sub>HPWL</sub>	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t <sub>HCKSW</sub>	Maximum Skew		0.3		0.4		0.4		0.5	ns
t <sub>HP</sub>	Minimum Period	2.7		3.1		3.6		4.2		ns
f <sub>HMAX</sub>	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t <sub>rckh</sub>	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t <sub>RCKL</sub>	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t <sub>RCKH</sub>	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t <sub>RCKH</sub>	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t <sub>RCKL</sub>	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t <sub>RPWH</sub>	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t <sub>RPWL</sub>	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t <sub>RCKSW</sub>	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t <sub>RCKSW</sub>	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t <sub>RCKSW</sub>	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing <sup>3</sup>									
t <sub>DLH</sub>	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t <sub>DHL</sub>	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t <sub>ENZL</sub>	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t <sub>ENZH</sub>	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t <sub>ENLZ</sub>	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t <sub>enhz</sub>	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

#### Note:

1. For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.

## **Pin Description**

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

#### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

#### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

#### V<sub>CCA</sub> Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

#### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.



# Package Pin Assignments

# 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

84-Pin	84-Pin PLCC					
Pin Number	A54SX08 Function					
1	V <sub>CCR</sub>					
2	GND					
3	V <sub>CCA</sub>					
4	PRA, I/O					
5	I/O					
6	I/O					
7	V <sub>CCI</sub>					
8	I/O					
9	I/O					
10	I/O					
11	TCK, I/O					
12	TDI, I/O					
13	I/O					
14	I/O					
15	I/O					
16	TMS					
17	I/O					
18	I/O					
19	I/O					
20	I/O					
21	I/O					
22	I/O					
23	I/O					
24	I/O					
25	I/O					
26	I/O					
27	GND					
28	V <sub>CCI</sub>					
29	I/O					
30	I/O					
31	I/O					
32	I/O					
33	I/O					
34	I/O					
35	I/O					

84-Pin PLCC				
Pin Number	A54SX08 Function			
36	I/O			
37	I/O			
38	I/O			
39	I/O			
40	PRB, I/O			
41	V <sub>CCA</sub>			
42	GND			
43	V <sub>CCR</sub>			
44	I/O			
45	HCLK			
46	I/O			
47	I/O			
48	I/O			
49	I/O			
50	I/O			
51	I/O			
52	TDO, I/O			
53	I/O			
54	I/O			
55	I/O			
56	I/O			
57	I/O			
58	I/O			
59	V <sub>CCA</sub>			
60	V <sub>CCI</sub>			
61	GND			
62	I/O			
63	I/O			
64	I/O			
65	I/O			
66	I/O			
67	I/O			
68	V <sub>CCA</sub>			
69	GND			
70	I/O			

84-Pin PLCC					
Pin Number	A54SX08 Function				
71	I/O				
72	I/O				
73	I/O				
74	I/O				
75	I/O				
76	I/O				
77	I/O				
78	I/O				
79	I/O				
80	I/O				
81	I/O				
82	I/O				
83	CLKA				
84	CLKB				



# 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

	Actel	
54SX Fa	mily FPGAs	

208-Pin PQFP				208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
73	NC	I/O	I/O	109	I/O	I/O	I/O			
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	NC	I/O	I/O	111	I/O	I/O	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O	112	I/O	I/O	I/O			
77	GND	GND	GND	113	I/O	I/O	I/O			
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
79	GND	GND	GND	115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
80	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	116	NC	I/O	I/O			
81	I/O	I/O	I/O	117	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	NC	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	NC	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	NC	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	NC	I/O	I/O	124	I/O	I/O	I/O			
89	I/O	I/O	I/O	125	NC	I/O	I/O			
90	I/O	I/O	I/O	126	I/O	I/O	I/O			
91	NC	I/O	I/O	127	I/O	I/O	I/O			
92	I/O	I/O	I/O	128	I/O	I/O	I/O			
93	I/O	I/O	I/O	129	GND	GND	GND			
94	NC	I/O	I/O	130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>			
95	I/O	I/O	I/O	131	GND	GND	GND			
96	I/O	I/O	I/O	132	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>			
97	NC	I/O	I/O	133	I/O	I/O	I/O			
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	134	I/O	I/O	I/O			
99	I/O	I/O	I/O	135	NC	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	I/O	I/O	I/O	137	I/O	I/O	I/O			
102	I/O	I/O	I/O	138	NC	I/O	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	I/O	I/O	I/O			
105	GND	GND	GND	141	NC	I/O	I/O			
106	NC	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	NC	I/O	I/O			
108	NC	I/O	I/O	144	I/O	I/O	I/O			

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).



176-Pin TQFP				176-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
137	I/O	I/O	I/O	157	Pra, I/O	PRA, I/O	PRA, I/O			
138	I/O	I/O	I/O	158	I/O	I/O	I/O			
139	I/O	I/O	I/O	159	I/O	I/O	I/O			
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>	160	I/O	I/O	I/O			
141	I/O	I/O	I/O	161	I/O	I/O	I/O			
142	I/O	I/O	I/O	162	I/O	I/O	I/O			
143	I/O	I/O	I/O	163	I/O	I/O	I/O			
144	I/O	I/O	I/O	164	I/O	I/O	I/O			
145	I/O	I/O	I/O	165	I/O	I/O	I/O			
146	I/O	I/O	I/O	166	I/O	I/O	I/O			
147	I/O	I/O	I/O	167	I/O	I/O	I/O			
148	I/O	I/O	I/O	168	NC	I/O	I/O			
149	I/O	I/O	I/O	169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
150	I/O	I/O	I/O	170	I/O	I/O	I/O			
151	I/O	I/O	I/O	171	NC	I/O	I/O			
152	CLKA	CLKA	CLKA	172	NC	I/O	I/O			
153	CLKB	CLKB	CLKB	173	NC	I/O	I/O			
154	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>	174	I/O	I/O	I/O			
155	GND	GND	GND	175	I/O	I/O	I/O			
156	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>	176	TCK, I/O	TCK, I/O	TCK, I/O			

329-Pin PBGA						
Pin Number	A54SX32 Function					
T22	I/O					
T23	I/O					
U1	I/O					
U2	I/O					
U3	V <sub>CCA</sub>					
U4	I/O					
U20	I/O					
U21	V <sub>CCA</sub>					
U22	I/O					
U23	I/O					
V1	V <sub>CCI</sub>					
V2	I/O					
V3	I/O					

329-Pin PBGA						
Pin Number	A54SX32 Function					
V4	I/O					
V20	I/O					
V21	I/O					
V22	I/O					
V23	I/O					
W1	I/O					
W2	I/O					
W3	I/O					
W4	I/O					
W20	I/O					
W21	I/O					
W22	I/O					

329-Pin PBGA	
Pin Number	A54SX32 Function
W23	NC
Y1	NC
Y2	I/O
Y3	I/O
Y4	GND
Y5	I/O
Y6	I/O
Y7	I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O

329-Pin PBGA	
Pin Number	A54SX32 Function
Y12	V <sub>CCA</sub>
Y13	V <sub>CCR</sub>
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O



# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.