



Welcome to [E-XFL.COM](#)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microsemi/a54sx32-2tq176">https://www.e-xfl.com/product-detail/microsemi/a54sx32-2tq176</a>



## Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

1. Estimate the power consumption of the application.
2. Calculate the maximum power allowed for the device and package.
3. Compare the estimated power and maximum power values.

## Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{\text{Total}} = P_{\text{DC}} + P_{\text{AC}}$$

EQ 1-5

## DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I <sub>cc</sub>	V <sub>cc</sub>	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$P_{\text{DC}} = (I_{\text{standby}}) \times V_{\text{CCA}} + (I_{\text{standby}}) \times V_{\text{CCR}} + (I_{\text{standby}}) \times V_{\text{CCI}} + xV_{\text{OL}} \times I_{\text{OL}} + y(V_{\text{CCI}} - V_{\text{OH}}) \times V_{\text{OH}}$$

EQ 1-6

## AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-7

$$P_{\text{AC}} = V_{\text{CCA}}^2 \times [(m \times C_{\text{EQM}} \times f_m)_{\text{Module}} + (n \times C_{\text{EQI}} \times f_n)_{\text{Input Buffer}} + (p \times (C_{\text{EQO}} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 \times (q_1 \times C_{\text{EQCR}} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 \times (q_2 \times C_{\text{EQCR}} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 \times (s_1 \times C_{\text{EQHV}} \times f_{s1}) + (C_{\text{EQHF}} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-8

### Definition of Terms Used in Formula

- m = Number of logic modules switching at  $f_m$
- n = Number of input buffers switching at  $f_n$
- p = Number of output buffers switching at  $f_p$
- $q_1$  = Number of clock loads on the first routed array clock
- $q_2$  = Number of clock loads on the second routed array clock
- x = Number of I/Os at logic low
- y = Number of I/Os at logic high
- $r_1$  = Fixed capacitance due to first routed array clock
- $r_2$  = Fixed capacitance due to second routed array clock
- $s_1$  = Number of clock loads on the dedicated array clock
- $C_{\text{EQM}}$  = Equivalent capacitance of logic modules in pF
- $C_{\text{EQI}}$  = Equivalent capacitance of input buffers in pF
- $C_{\text{EQO}}$  = Equivalent capacitance of output buffers in pF
- $C_{\text{EQCR}}$  = Equivalent capacitance of routed array clock in pF
- $C_{\text{EQHV}}$  = Variable capacitance of dedicated array clock
- $C_{\text{EQHF}}$  = Fixed capacitance of dedicated array clock
- $C_L$  = Output lead capacitance in pF
- $f_m$  = Average logic module switching rate in MHz
- $f_n$  = Average input buffer switching rate in MHz
- $f_p$  = Average output buffer switching rate in MHz
- $f_{q1}$  = Average first routed array clock rate in MHz
- $f_{q2}$  = Average second routed array clock rate in MHz
- $f_{s1}$  = Average dedicated array clock rate in MHz

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	<b>A54SX08</b>	<b>A54SX16</b>	<b>A54SX16P</b>	<b>A54SX32</b>
$C_{EQM}$ (pF)	4.0	4.0	4.0	4.0
$C_{EQI}$ (pF)	3.4	3.4	3.4	3.4
$C_{EQO}$ (pF)	4.7	4.7	4.7	4.7
$C_{EQCR}$ (pF)	1.6	1.6	1.6	1.6
$C_{EQHV}$	0.615	0.615	0.615	0.615
$C_{EQHF}$	60	96	96	140
$r_1$ (pF)	87	138	138	171
$r_2$ (pF)	87	138	138	171

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads ( $q_1$ )	20% of register cells
Second Routed Array Clock Loads ( $q_2$ )	20% of register cells
Load Capacitance ( $C_L$ )	35 pF
Average Logic Module Switching Rate ( $f_m$ )	$f/10$
Average Input Switching Rate ( $f_n$ )	$f/5$
Average Output Switching Rate ( $f_p$ )	$f/10$
Average First Routed Array Clock Rate ( $f_{q1}$ )	$f/2$
Average Second Routed Array Clock Rate ( $f_{q2}$ )	$f/2$
Average Dedicated Array Clock Rate ( $f_{s1}$ )	$f$
Dedicated Clock Array Clock Loads ( $s_1$ )	20% of regular modules

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{\text{Total}} = P_{\text{AC}} \text{ (dynamic power)} + P_{\text{DC}} \text{ (static power)}$$

EQ 1-9

## Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

### Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

### AC Power Dissipation

$$P_{\text{AC}} = P_{\text{Module}} + P_{\text{RCLKA Net}} + P_{\text{RCLKB Net}} + P_{\text{HCLK Net}} + P_{\text{Output Buffer}} + P_{\text{Input Buffer}}$$

EQ 1-10

$$P_{\text{AC}} = V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{\text{Module}} + (n \times C_{EQI} \times f_n)_{\text{Input Buffer}} + (p \times (C_{EQO} + C_L) \times f_p)_{\text{Output Buffer}} + (0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{\text{RCLKA}} + (0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{\text{RCLKB}} + (0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1}))_{\text{HCLK}}]$$

EQ 1-11

**Step 1: Define Terms Used in Formula**

<b>Module</b>	V <sub>CCA</sub>	3.3
Number of logic modules switching at f <sub>m</sub> (Used 50%)	m	264
Average logic modules switching rate f <sub>m</sub> (MHz) (Guidelines: f/10)	f <sub>m</sub>	20
Module capacitance C <sub>EQM</sub> (pF)	C <sub>EQM</sub>	4.0
<b>Input Buffer</b>		
Number of input buffers switching at f <sub>n</sub>	n	1
Average input switching rate f <sub>n</sub> (MHz) (Guidelines: f/5)	f <sub>n</sub>	40
Input buffer capacitance C <sub>EQI</sub> (pF)	C <sub>EQI</sub>	3.4
<b>Output Buffer</b>		
Number of output buffers switching at f <sub>p</sub>	p	1
Average output buffers switching rate f <sub>p</sub> (MHz) (Guidelines: f/10)	f <sub>p</sub>	20
Output buffers buffer capacitance C <sub>EQO</sub> (pF)	C <sub>EQO</sub>	4.7
Output Load capacitance C <sub>L</sub> (pF)	C <sub>L</sub>	35
<b>RCLKA</b>		
Number of Clock loads q <sub>1</sub>	q <sub>1</sub>	528
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q1</sub>	200
Fixed capacitance (pF)	r <sub>1</sub>	138
<b>RCLKB</b>		
Number of Clock loads q <sub>2</sub>	q <sub>2</sub>	0
Capacitance of routed array clock (pF)	C <sub>EQCR</sub>	1.6
Average clock rate (MHz)	f <sub>q2</sub>	0
Fixed capacitance (pF)	r <sub>2</sub>	138
<b>HCLK</b>		
Number of Clock loads	s <sub>1</sub>	0
Variable capacitance of dedicated array clock (pF)	C <sub>EQHV</sub>	0.615
Fixed capacitance of dedicated array clock (pF)	C <sub>EQHF</sub>	96
Average clock rate (MHz)	f <sub>s1</sub>	0

**Step 2: Calculate Dynamic Power Consumption**

V <sub>CCA</sub> × V <sub>CCA</sub>	10.89
m × f <sub>m</sub> × C <sub>EQM</sub>	0.02112
n × f <sub>n</sub> × C <sub>EQI</sub>	0.000136
p × f <sub>p</sub> × (C <sub>EQO</sub> +C <sub>L</sub> )	0.000794
0.5 (q <sub>1</sub> × C <sub>EQCR</sub> × f <sub>q1</sub> ) + (r <sub>1</sub> × f <sub>q1</sub> )	0.11208
0.5(q <sub>2</sub> × C <sub>EQCR</sub> × f <sub>q2</sub> ) + (r <sub>2</sub> × f <sub>q2</sub> )	0
0.5 (s <sub>1</sub> × C <sub>EQHV</sub> × f <sub>s1</sub> ) + (C <sub>EQHF</sub> × f <sub>s1</sub> )	0
P <sub>AC</sub> = 1.461 W	

**Step 3: Calculate DC Power Dissipation****DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use P<sub>DC</sub> = (I<sub>standby</sub>) × V<sub>CCA</sub>. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

**Step 4: Calculate Total Power Consumption**

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

**Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature ( $T_j$ )

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a \quad EQ\ 1-13$$

Where:

$T_a$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} \times P$$

$P$  = Power calculated from Estimating Power Consumption section

$\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

## Package Thermal Characteristics

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} (\text{°C/W})} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{28^\circ\text{C/W}} = 2.86 \text{ W}$$

EQ 1-14




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads




Figure 1-15 • Input Buffer Delays




Figure 1-16 • C-Cell Delays

## A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD3}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD4}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{RD8}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{RD12}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD16}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{RD32}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.2		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{IRD3}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD8}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{IRD12}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

## A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{RD1}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{RD2}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD3}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD4}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{RD8}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{RD12}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD16}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{RD32}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.2		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.6		0.7		0.8		0.9		ns
$t_{IRD3}$	FO = 3 Routing Delay	0.8		0.9		1.0		1.2		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD8}$	FO = 8 Routing Delay	1.9		2.2		2.5		2.9		ns
$t_{IRD12}$	FO = 12 Routing Delay	2.8		3.2		3.7		4.3		ns

**Notes:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

Table 1-19 • A54SX16P Timing Characteristics (Continued)  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Dedicated (Hardwired) Array Clock Network</b>										
$t_{HCKH}$	Input LOW to HIGH (pad to R-Cell input)	1.2		1.4		1.5		1.8		ns
$t_{HCKL}$	Input HIGH to LOW (pad to R-Cell input)	1.2		1.4		1.6		1.9		ns
$t_{HPWH}$	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
$t_{HPWL}$	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
$t_{HCKSW}$	Maximum Skew		0.2		0.2		0.3		0.3	ns
$t_{HP}$	Minimum Period	2.7		3.1		3.6		4.2		ns
$f_{HMAX}$	Maximum Frequency		350		320		280		240	MHz
<b>Routed Array Clock Networks</b>										
$t_{RCKH}$	Input LOW to HIGH (light load) (pad to R-Cell input)	1.6		1.8		2.1		2.5		ns
$t_{RCKL}$	Input HIGH to LOW (Light Load) (pad to R-Cell input)	1.8		2.0		2.3		2.7		ns
$t_{RCKH}$	Input LOW to HIGH (50% load) (pad to R-Cell input)	1.8		2.1		2.5		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (50% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RCKH}$	Input LOW to HIGH (100% load) (pad to R-Cell input)	1.8		2.1		2.4		2.8		ns
$t_{RCKL}$	Input HIGH to LOW (100% load) (pad to R-Cell input)	2.0		2.2		2.5		3.0		ns
$t_{RPWH}$	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
$t_{RPWL}$	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
$t_{RCKSW}$	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
$t_{RCKSW}$	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
$t_{RCKSW}$	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
<b>TTL Output Module Timing</b>										
$t_{DLH}$	Data-to-Pad LOW to HIGH	2.4		2.8		3.1		3.7		ns
$t_{DHL}$	Data-to-Pad HIGH to LOW	2.3		2.9		3.2		3.8		ns
$t_{ENZL}$	Enable-to-Pad, Z to L	3.0		3.4		3.9		4.6		ns
$t_{ENZH}$	Enable-to-Pad, Z to H	3.3		3.8		4.3		5.0		ns
$t_{ENLZ}$	Enable-to-Pad, L to Z	2.3		2.7		3.0		3.5		ns
$t_{ENHZ}$	Enable-to-Pad, H to Z	2.8		3.2		3.7		4.3		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 10 pF loading.

## A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75$  V,  $V_{CCA}, V_{CCI} = 3.0$  V,  $T_J = 70^\circ\text{C}$ )

<b>Parameter</b>	<b>Description</b>	'-3' Speed		'-2' Speed		'-1' Speed		'Std' Speed		<b>Units</b>
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>C-Cell Propagation Delays<sup>1</sup></b>										
$t_{PD}$	Internal Array Module	0.6		0.7		0.8		0.9		ns
<b>Predicted Routing Delays<sup>2</sup></b>										
$t_{DC}$	FO = 1 Routing Delay, Direct Connect	0.1		0.1		0.1		0.1		ns
$t_{FC}$	FO = 1 Routing Delay, Fast Connect	0.3		0.4		0.4		0.5		ns
$t_{RD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{RD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{RD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{RD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{RD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{RD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns
<b>R-Cell Timing</b>										
$t_{RCO}$	Sequential Clock-to-Q	0.8		1.1		1.3		1.4		ns
$t_{CLR}$	Asynchronous Clear-to-Q	0.5		0.6		0.7		0.8		ns
$t_{PRESET}$	Asynchronous Preset-to-Q	0.7		0.8		0.9		1.0		ns
$t_{SUD}$	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
$t_{HD}$	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
$t_{WASYN}$	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
<b>Input Module Propagation Delays</b>										
$t_{INYH}$	Input Data Pad-to-Y HIGH	1.5		1.7		1.9		2.2		ns
$t_{INYL}$	Input Data Pad-to-Y LOW	1.5		1.7		1.9		2.2		ns
<b>Predicted Input Routing Delays<sup>2</sup></b>										
$t_{IRD1}$	FO = 1 Routing Delay	0.3		0.4		0.4		0.5		ns
$t_{IRD2}$	FO = 2 Routing Delay	0.7		0.8		0.9		1.0		ns
$t_{IRD3}$	FO = 3 Routing Delay	1.0		1.2		1.4		1.6		ns
$t_{IRD4}$	FO = 4 Routing Delay	1.4		1.6		1.8		2.1		ns
$t_{IRD8}$	FO = 8 Routing Delay	2.7		3.1		3.5		4.1		ns
$t_{IRD12}$	FO = 12 Routing Delay	4.0		4.7		5.3		6.2		ns

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$  the loading is 5 pF.


---

# Package Pin Assignments

---

## 84-Pin PLCC

---



---

Figure 2-1 • 84-Pin PLCC (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

## 208-Pin PQFP




Figure 2-2 • 208-Pin PQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
73	NC	I/O	I/O
74	I/O	I/O	I/O
75	NC	I/O	I/O
76	PRB, I/O	PRB, I/O	PRB, I/O
77	GND	GND	GND
78	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
79	GND	GND	GND
80	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
81	I/O	I/O	I/O
82	HCLK	HCLK	HCLK
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	NC	I/O	I/O
86	I/O	I/O	I/O
87	I/O	I/O	I/O
88	NC	I/O	I/O
89	I/O	I/O	I/O
90	I/O	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	NC	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	NC	I/O	I/O
98	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
99	I/O	I/O	I/O
100	I/O	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O
103	TDO, I/O	TDO, I/O	TDO, I/O
104	I/O	I/O	I/O
105	GND	GND	GND
106	NC	I/O	I/O
107	I/O	I/O	I/O
108	NC	I/O	I/O

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

<b>208-Pin PQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
109	I/O	I/O	I/O
110	I/O	I/O	I/O
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
115	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
116	NC	I/O	I/O
117	I/O	I/O	I/O
118	I/O	I/O	I/O
119	NC	I/O	I/O
120	I/O	I/O	I/O
121	I/O	I/O	I/O
122	NC	I/O	I/O
123	I/O	I/O	I/O
124	I/O	I/O	I/O
125	NC	I/O	I/O
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	GND	GND	GND
130	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
131	GND	GND	GND
132	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
133	I/O	I/O	I/O
134	I/O	I/O	I/O
135	NC	I/O	I/O
136	I/O	I/O	I/O
137	I/O	I/O	I/O
138	NC	I/O	I/O
139	I/O	I/O	I/O
140	I/O	I/O	I/O
141	NC	I/O	I/O
142	I/O	I/O	I/O
143	NC	I/O	I/O
144	I/O	I/O	I/O

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	I/O	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	TMS	TMS	TMS
10	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
11	GND	GND	GND
12	I/O	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
20	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
21	I/O	I/O	I/O
22	I/O	I/O	I/O
23	I/O	I/O	I/O
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	GND	GND	GND
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
30	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
31	I/O	I/O	I/O
32	I/O	I/O	I/O
33	I/O	I/O	I/O
34	I/O	I/O	I/O
35	I/O	I/O	I/O
36	GND	GND	GND

<b>144-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16P Function</b>	<b>A54SX32 Function</b>
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	I/O	I/O	I/O
41	I/O	I/O	I/O
42	I/O	I/O	I/O
43	I/O	I/O	I/O
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	I/O	I/O	I/O
53	I/O	I/O	I/O
54	PRB, I/O	PRB, I/O	PRB, I/O
55	I/O	I/O	I/O
56	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
57	GND	GND	GND
58	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
59	I/O	I/O	I/O
60	HCLK	HCLK	HCLK
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	I/O
66	I/O	I/O	I/O
67	I/O	I/O	I/O
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
69	I/O	I/O	I/O
70	I/O	I/O	I/O
71	TDO, I/O	TDO, I/O	TDO, I/O
72	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
1	GND	GND	GND
2	TDI, I/O	TDI, I/O	TDI, I/O
3	NC	I/O	I/O
4	I/O	I/O	I/O
5	I/O	I/O	I/O
6	I/O	I/O	I/O
7	I/O	I/O	I/O
8	I/O	I/O	I/O
9	I/O	I/O	I/O
10	TMS	TMS	TMS
11	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
12	NC	I/O	I/O
13	I/O	I/O	I/O
14	I/O	I/O	I/O
15	I/O	I/O	I/O
16	I/O	I/O	I/O
17	I/O	I/O	I/O
18	I/O	I/O	I/O
19	I/O	I/O	I/O
20	I/O	I/O	I/O
21	GND	GND	GND
22	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
23	GND	GND	GND
24	I/O	I/O	I/O
25	I/O	I/O	I/O
26	I/O	I/O	I/O
27	I/O	I/O	I/O
28	I/O	I/O	I/O
29	I/O	I/O	I/O
30	I/O	I/O	I/O
31	I/O	I/O	I/O
32	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
33	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
34	I/O	I/O	I/O


<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
35	I/O	I/O	I/O
36	I/O	I/O	I/O
37	I/O	I/O	I/O
38	I/O	I/O	I/O
39	I/O	I/O	I/O
40	NC	I/O	I/O
41	I/O	I/O	I/O
42	NC	I/O	I/O
43	I/O	I/O	I/O
44	GND	GND	GND
45	I/O	I/O	I/O
46	I/O	I/O	I/O
47	I/O	I/O	I/O
48	I/O	I/O	I/O
49	I/O	I/O	I/O
50	I/O	I/O	I/O
51	I/O	I/O	I/O
52	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	I/O	I/O	I/O
56	I/O	I/O	I/O
57	NC	I/O	I/O
58	I/O	I/O	I/O
59	I/O	I/O	I/O
60	I/O	I/O	I/O
61	I/O	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	PRB, I/O	PRB, I/O	PRB, I/O
65	GND	GND	GND
66	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
67	V <sub>CCR</sub>	V <sub>CCR</sub>	V <sub>CCR</sub>
68	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
69	HCLK	HCLK	HCLK
70	I/O	I/O	I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	I/O	I/O	I/O
79	NC	I/O	I/O
80	I/O	I/O	I/O
81	NC	I/O	I/O
82	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	I/O	I/O
86	I/O	I/O	I/O
87	TDO, I/O	TDO, I/O	TDO, I/O
88	I/O	I/O	I/O
89	GND	GND	GND
90	NC	I/O	I/O
91	NC	I/O	I/O
92	I/O	I/O	I/O
93	I/O	I/O	I/O
94	I/O	I/O	I/O
95	I/O	I/O	I/O
96	I/O	I/O	I/O
97	I/O	I/O	I/O
98	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
99	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
100	I/O	I/O	I/O
101	I/O	I/O	I/O
102	I/O	I/O	I/O

<b>176-Pin TQFP</b>			
<b>Pin Number</b>	<b>A54SX08 Function</b>	<b>A54SX16, A54SX16P Function</b>	<b>A54SX32 Function</b>
103	I/O	I/O	I/O
104	I/O	I/O	I/O
105	I/O	I/O	I/O
106	I/O	I/O	I/O
107	I/O	I/O	I/O
108	GND	GND	GND
109	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
110	GND	GND	GND
111	I/O	I/O	I/O
112	I/O	I/O	I/O
113	I/O	I/O	I/O
114	I/O	I/O	I/O
115	I/O	I/O	I/O
116	I/O	I/O	I/O
117	I/O	I/O	I/O
118	NC	I/O	I/O
119	I/O	I/O	I/O
120	NC	I/O	I/O
121	NC	I/O	I/O
122	V <sub>CCA</sub>	V <sub>CCA</sub>	V <sub>CCA</sub>
123	GND	GND	GND
124	V <sub>CC1</sub>	V <sub>CC1</sub>	V <sub>CC1</sub>
125	I/O	I/O	I/O
126	I/O	I/O	I/O
127	I/O	I/O	I/O
128	I/O	I/O	I/O
129	I/O	I/O	I/O
130	I/O	I/O	I/O
131	NC	I/O	I/O
132	NC	I/O	I/O
133	GND	GND	GND
134	I/O	I/O	I/O
135	I/O	I/O	I/O
136	I/O	I/O	I/O

## 100-Pin VQFP

---



---

Figure 2-5 • 100-Pin VQFP (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

<b>313-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
A1	GND
A3	NC
A5	I/O
A7	I/O
A9	I/O
A11	I/O
A13	V <sub>CCR</sub>
A15	I/O
A17	I/O
A19	I/O
A21	I/O
A23	NC
A25	GND
AA1	I/O
AA3	I/O
AA5	NC
AA7	I/O
AA9	NC
AA11	I/O
AA13	I/O
AA15	I/O
AA17	I/O
AA19	I/O
AA21	I/O
AA23	NC
AA25	I/O
AB2	NC
AB4	NC
AB6	I/O
AB8	I/O
AB10	I/O
AB12	I/O
AB14	I/O
AB16	I/O
AB18	V <sub>CCI</sub>
AB20	NC
AB22	I/O
AB24	I/O
AC1	I/O
AC3	I/O

<b>313-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
AC5	I/O
AC7	I/O
AC9	I/O
AC11	I/O
AC13	V <sub>CCR</sub>
AC15	I/O
AC17	I/O
AC19	I/O
AC21	I/O
AC23	I/O
AC25	NC
AD2	GND
AD4	I/O
AD6	V <sub>CCI</sub>
AD8	I/O
AD10	I/O
AD12	PRB, I/O
AD14	I/O
AD16	I/O
AD18	I/O
AD20	I/O
AD22	NC
AD24	I/O
AE1	NC
AE3	I/O
AE5	I/O
AE7	I/O
AE9	I/O
AE11	I/O
AE13	V <sub>CCA</sub>
AE15	I/O
AE17	I/O
AE19	I/O
AE21	I/O
AE23	TDO, I/O
AE25	GND
B2	TCK, I/O
B4	I/O
B6	I/O
B8	I/O

<b>313-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
B10	I/O
B12	I/O
B14	I/O
B16	I/O
B18	I/O
B20	I/O
B22	I/O
B24	I/O
C1	TDI, I/O
C3	I/O
C5	NC
C7	I/O
C9	I/O
C11	I/O
C13	V <sub>CCI</sub>
C15	I/O
C17	I/O
C19	V <sub>CCI</sub>
C21	I/O
C23	I/O
C25	NC
D2	I/O
D4	NC
D6	I/O
D8	I/O
D10	I/O
D12	I/O
D14	I/O
D16	I/O
D18	I/O
D20	I/O
D22	I/O
D24	NC
E1	I/O
E3	NC
E5	I/O
E7	I/O
E9	I/O
E11	I/O
E13	V <sub>CCA</sub>

<b>313-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
E15	I/O
E17	I/O
E19	I/O
E21	I/O
E23	I/O
E25	I/O
F2	I/O
F4	I/O
F6	NC
F8	I/O
F10	NC
F12	I/O
F14	I/O
F16	NC
F18	I/O
F20	I/O
F22	I/O
F24	I/O
G1	I/O
G3	TMS
G5	I/O
G7	I/O
G9	V <sub>CCI</sub>
G11	I/O
G13	CLKB
G15	I/O
G17	I/O
G19	I/O
G21	I/O
G23	I/O
G25	I/O
H2	I/O
H4	I/O
H6	I/O
H8	I/O
H10	I/O
H12	PRA, I/O
H14	I/O
H16	I/O
H18	NC

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
A1	GND
A2	GND
A3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	I/O
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
AA13	I/O
AA14	I/O
AA15	I/O
AA16	I/O
AA17	I/O
AA18	I/O
AA19	I/O
AA20	TDO, I/O
AA21	V <sub>CCI</sub>
AA22	I/O
AA23	V <sub>CCI</sub>
AB1	I/O
AB2	GND
AB3	I/O
AB4	I/O
AB5	I/O
AB6	I/O
AB7	I/O
AB8	I/O
AB9	I/O
AB10	I/O
AB11	PRB, I/O
AB12	I/O
AB13	HCLK
AB14	I/O
AB15	I/O
AB16	I/O
AB17	I/O
AB18	I/O
AB19	I/O
AB20	I/O
AB21	I/O
AB22	GND
AB23	I/O
AC1	GND

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
AC2	V <sub>CCI</sub>
AC3	NC
AC4	I/O
AC5	I/O
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
B3	I/O
B4	I/O
B5	I/O
B6	I/O
B7	I/O
B8	I/O
B9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
B14	I/O
B15	I/O
B16	I/O
B17	I/O
B18	I/O
B19	I/O
B20	I/O
B21	I/O
B22	GND
B23	V <sub>CCI</sub>
C1	NC
C2	TDI, I/O
C3	GND
C4	I/O
C5	I/O
C6	I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O
C13	I/O
C14	I/O
C15	I/O
C16	I/O
C17	I/O
C18	I/O
C19	I/O
C20	I/O
C21	V <sub>CCI</sub>
C22	GND
C23	NC
D1	I/O
D2	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
T22	I/O
T23	I/O
U1	I/O
U2	I/O
U3	$V_{CCA}$
U4	I/O
U20	I/O
U21	$V_{CCA}$
U22	I/O
U23	I/O
V1	$V_{CCI}$
V2	I/O
V3	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
V4	I/O
V20	I/O
V21	I/O
V22	I/O
V23	I/O
W1	I/O
W2	I/O
W3	I/O
W4	I/O
W20	I/O
W21	I/O
W22	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
W23	NC
Y1	NC
Y2	I/O
Y3	I/O
Y4	GND
Y5	I/O
Y6	I/O
Y7	I/O
Y8	I/O
Y9	I/O
Y10	I/O
Y11	I/O

<b>329-Pin PBGA</b>	
<b>Pin Number</b>	<b>A54SX32 Function</b>
Y12	$V_{CCA}$
Y13	$V_{CCR}$
Y14	I/O
Y15	I/O
Y16	I/O
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O