



Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                               |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                      |
| Number of LABs/CLBs            | 2880                                                                                                                                          |
| Number of Logic Elements/Cells | -                                                                                                                                             |
| Total RAM Bits                 | -                                                                                                                                             |
| Number of I/O                  | 147                                                                                                                                           |
| Number of Gates                | 48000                                                                                                                                         |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V                                                                                                                      |
| Mounting Type                  | Surface Mount                                                                                                                                 |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                             |
| Package / Case                 | 176-LQFP                                                                                                                                      |
| Supplier Device Package        | 176-TQFP (24x24)                                                                                                                              |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microsemi/a54sx32-2tqg176i">https://www.e-xfl.com/product-detail/microsemi/a54sx32-2tqg176i</a> |

## Ordering Information



## Plastic Device Resources

| Device   | User I/Os (including clock buffers) |                 |                 |                 |                 |                 |                 |                 |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
|          | PLCC<br>84-Pin                      | VQFP<br>100-Pin | PQFP<br>208-Pin | TQFP<br>144-Pin | TQFP<br>176-Pin | PBGA<br>313-Pin | PBGA<br>329-Pin | FBGA<br>144-Pin |
| A54SX08  | 69                                  | 81              | 130             | 113             | 128             | –               | –               | 111             |
| A54SX16  | –                                   | 81              | 175             | –               | 147             | –               | –               | –               |
| A54SX16P | –                                   | 81              | 175             | 113             | 147             | –               | –               | –               |
| A54SX32  | –                                   | –               | 174             | 113             | 147             | 249             | 249             | –               |

**Note:** Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier


PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



---

# Table of Contents

---

**SX Family FPGAs**

General Description ..... 1-1

SX Family Architecture ..... 1-1

Programming ..... 1-7

3.3 V / 5 V Operating Conditions ..... 1-7

PCI Compliance for the SX Family ..... 1-9

A54SX16P AC Specifications for (PCI Operation) ..... 1-10

A54SX16P DC Specifications (3.3 V PCI Operation) ..... 1-12

A54SX16P AC Specifications (3.3 V PCI Operation) ..... 1-13

Power-Up Sequencing ..... 1-15

Power-Down Sequencing ..... 1-15

Evaluating Power in SX Devices ..... 1-16

SX Timing Model ..... 1-21

Timing Characteristics ..... 1-23

**Package Pin Assignments**

84-Pin PLCC ..... 2-1

208-Pin PQFP ..... 2-3

144-Pin TQFP ..... 2-7

176-Pin TQFP ..... 2-10

100-Pin VQFP ..... 2-14

313-Pin PBGA ..... 2-16

329-Pin PBGA ..... 2-19

144-Pin FBGA ..... 2-23

**Datasheet Information**

List of Changes ..... 3-1

Datasheet Categories ..... 3-1

International Traffic in Arms Regulations (ITAR) and Export Administration  
Regulations (EAR) ..... 3-1

## Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

## Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

## PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

| Symbol      | Parameter                                    | Condition                              | Min. | Max.           | Units   |
|-------------|----------------------------------------------|----------------------------------------|------|----------------|---------|
| $V_{CCA}$   | Supply Voltage for Array                     |                                        | 3.0  | 3.6            | V       |
| $V_{CCR}$   | Supply Voltage required for Internal Biasing |                                        | 4.75 | 5.25           | V       |
| $V_{CCI}$   | Supply Voltage for I/Os                      |                                        | 4.75 | 5.25           | V       |
| $V_{IH}$    | Input High Voltage <sup>1</sup>              |                                        | 2.0  | $V_{CC} + 0.5$ | V       |
| $V_{IL}$    | Input Low Voltage <sup>1</sup>               |                                        | -0.5 | 0.8            | V       |
| $I_{IH}$    | Input High Leakage Current                   | $V_{IN} = 2.7$                         |      | 70             | $\mu A$ |
| $I_{IL}$    | Input Low Leakage Current                    | $V_{IN} = 0.5$                         |      | -70            | $\mu A$ |
| $V_{OH}$    | Output High Voltage                          | $I_{OUT} = -2 \text{ mA}$              | 2.4  |                | V       |
| $V_{OL}$    | Output Low Voltage <sup>2</sup>              | $I_{OUT} = 3 \text{ mA}, 6 \text{ mA}$ |      | 0.55           | V       |
| $C_{IN}$    | Input Pin Capacitance <sup>3</sup>           |                                        |      | 10             | pF      |
| $C_{CLK}$   | CLK Pin Capacitance                          |                                        | 5    | 12             | pF      |
| $C_{IDSEL}$ | IDSEL Pin Capacitance <sup>4</sup>           |                                        |      | 8              | pF      |

### Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].


## A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

| Symbol       | Parameter              | Condition                        | Min.                          | Max.                | Units |
|--------------|------------------------|----------------------------------|-------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High | $0 < V_{OUT} \leq 1.4^1$         | -44                           |                     | mA    |
|              |                        | $1.4 \leq V_{OUT} < 2.4^1, ^2$   | $-44 + (V_{OUT} - 1.4)/0.024$ |                     | mA    |
|              |                        | $3.1 < V_{OUT} < V_{CC}^{1, ^3}$ |                               | EQ 1-1 on page 1-11 |       |
|              | (Test Point)           | $V_{OUT} = 3.1^3$                |                               | -142                | mA    |
| $I_{OL(AC)}$ | Switching Current High | $V_{OUT} \geq 2.2^1$             | 95                            |                     | mA    |
|              |                        | $2.2 > V_{OUT} > 0.55^1$         | $V_{OUT}/0.023$               |                     |       |
|              |                        | $0.71 > V_{OUT} > 0^{1, ^3}$     |                               | EQ 1-2 on page 1-11 | mA    |
|              | (Test Point)           | $V_{OUT} = 0.71^3$               |                               | 206                 | mA    |
| $I_{CL}$     | Low Clamp Current      | $-5 < V_{IN} \leq -1$            | $-25 + (V_{IN} + 1)/0.015$    |                     | mA    |
| $slew_R$     | Output Rise Slew Rate  | 0.4 V to 2.4 V load <sup>4</sup> | 1                             | 5                   | V/ns  |
| $slew_F$     | Output Fall Slew Rate  | 2.4 V to 0.4 V load <sup>4</sup> | 1                             | 5                   | V/ns  |

### Notes:

1. Refer to the *V<sub>I</sub>* curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maxima (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



# A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

| Symbol       | Parameter                          | Condition                                     | Min.                                | Max.                | Units |
|--------------|------------------------------------|-----------------------------------------------|-------------------------------------|---------------------|-------|
| $I_{OH(AC)}$ | Switching Current High             | $0 < V_{OUT} \leq 0.3V_{CC}^1$                |                                     |                     | mA    |
|              |                                    | $0.3V_{CC} \leq V_{OUT} < 0.9V_{CC}^1$        | $-12V_{CC}$                         |                     | mA    |
|              |                                    | $0.7V_{CC} < V_{OUT} < V_{CC}^{1,2}$          | $-17.1 + (V_{CC} - V_{OUT})$        | EQ 1-3 on page 1-14 |       |
|              | (Test Point)                       | $V_{OUT} = 0.7V_{CC}^2$                       |                                     | $-32V_{CC}$         | mA    |
| $I_{OL(AC)}$ | Switching Current High             | $V_{CC} > V_{OUT} \geq 0.6V_{CC}^1$           |                                     |                     | mA    |
|              |                                    | $0.6V_{CC} > V_{OUT} > 0.1V_{CC}^1$           | $16V_{CC}$                          |                     | mA    |
|              |                                    | $0.18V_{CC} > V_{OUT} > 0^{1,2}$              | $26.7V_{OUT}$                       | EQ 1-4 on page 1-14 | mA    |
|              | (Test Point)                       | $V_{OUT} = 0.18V_{CC}^2$                      |                                     | $38V_{CC}$          |       |
| $I_{CL}$     | Low Clamp Current                  | $-3 < V_{IN} \leq -1$                         | $-25 + (V_{IN} + 1)/0.015$          |                     | mA    |
| $I_{CH}$     | High Clamp Current                 | $-3 < V_{IN} \leq -1$                         | $25 + (V_{IN} - V_{OUT} - 1)/0.015$ |                     | mA    |
| $slew_R$     | Output Rise Slew Rate <sup>3</sup> | 0.2V <sub>CC</sub> to 0.6V <sub>CC</sub> load | 1                                   | 4                   | V/ns  |
| $slew_F$     | Output Fall Slew Rate <sup>3</sup> | 0.6V <sub>CC</sub> to 0.2V <sub>CC</sub> load | 1                                   | 4                   | V/ns  |

## Notes:

1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.




Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0/V_{CC}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4V_{CC})$$

for  $V_{CC} > V_{OUT} > 0.7 V_{CC}$

EQ 1-3

$$I_{OL} = (256/V_{CC}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

for  $0 V < V_{OUT} < 0.18 V_{CC}$

EQ 1-4

**Step 1: Define Terms Used in Formula**

|                                                                         |            |           |
|-------------------------------------------------------------------------|------------|-----------|
| <b>Module</b>                                                           | $V_{CCA}$  | 3.3       |
| Number of logic modules switching at $f_m$ (Used 50%)                   | $m$        | 264       |
| Average logic modules switching rate $f_m$ (MHz) (Guidelines: $f/10$ )  | $f_m$      | 20        |
| Module capacitance $C_{EQM}$ (pF)                                       | $C_{EQM}$  | 4.0       |
| <b>Input Buffer</b>                                                     |            |           |
| Number of input buffers switching at $f_n$                              | $n$        | 1         |
| Average input switching rate $f_n$ (MHz) (Guidelines: $f/5$ )           | $f_n$      | 40        |
| Input buffer capacitance $C_{EQI}$ (pF)                                 | $C_{EQI}$  | 3.4       |
| <b>Output Buffer</b>                                                    |            |           |
| Number of output buffers switching at $f_p$                             | $p$        | 1         |
| Average output buffers switching rate $f_p$ (MHz) (Guidelines: $f/10$ ) | $f_p$      | 20        |
| Output buffers buffer capacitance $C_{EQO}$ (pF)                        | $C_{EQO}$  | 4.7       |
| Output Load capacitance $C_L$ (pF)                                      | $C_L$      | 35        |
| <b>RCLKA</b>                                                            |            |           |
| Number of Clock loads $q_1$                                             | $q_1$      | 528       |
| Capacitance of routed array clock (pF)                                  | $C_{EQCR}$ | 1.6       |
| Average clock rate (MHz)                                                | $f_{q1}$   | 200       |
| Fixed capacitance (pF)                                                  | $r_1$      | 138       |
| <b>RCLKB</b>                                                            |            |           |
| Number of Clock loads $q_2$                                             | $q_2$      | 0         |
| Capacitance of routed array clock (pF)                                  | $C_{EQCR}$ | 1.6       |
| Average clock rate (MHz)                                                | $f_{q2}$   | 0         |
| Fixed capacitance (pF)                                                  | $r_2$      | 138       |
| <b>HCLK</b>                                                             |            |           |
| Number of Clock loads                                                   | $s_1$      | 0         |
| Variable capacitance of dedicated array clock (pF)                      | $C_{EQHV}$ | 0.61<br>5 |
| Fixed capacitance of dedicated array clock (pF)                         | $C_{EQHF}$ | 96        |
| Average clock rate (MHz)                                                | $f_{s1}$   | 0         |

**Step 2: Calculate Dynamic Power Consumption**

|                                                                      |          |
|----------------------------------------------------------------------|----------|
| $V_{CCA} \times V_{CCA}$                                             | 10.89    |
| $m \times f_m \times C_{EQM}$                                        | 0.02112  |
| $n \times f_n \times C_{EQI}$                                        | 0.000136 |
| $p \times f_p \times (C_{EQO} + C_L)$                                | 0.000794 |
| $0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$      | 0.11208  |
| $0.5 (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$      | 0        |
| $0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$ | 0        |
| $P_{AC} = 1.461 \text{ W}$                                           |          |

**Step 3: Calculate DC Power Dissipation****DC Power Dissipation**

$$P_{DC} = (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times V_{CCI} + X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use  $P_{DC} = (I_{standby}) \times V_{CCA}$ . The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

$$P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$$

$$P_{DC} = 0.001815 \text{ W}$$

**Step 4: Calculate Total Power Consumption**

$$P_{Total} = P_{AC} + P_{DC}$$

$$P_{Total} = 1.461 + 0.001815$$

$$P_{Total} = 1.4628 \text{ W}$$

**Step 5: Compare Estimated Power Consumption against Characterized Power Consumption**

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

## Junction Temperature ( $T_j$ )

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a$$

EQ 1-13

Where:

$T_a$  = Ambient Temperature

$\Delta T$  = Temperature gradient between junction (silicon) and ambient

$$\Delta T = \theta_{ja} \times P$$

$P$  = Power calculated from Estimating Power Consumption section

$\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in the "Package Thermal Characteristics" section.

## Package Thermal Characteristics

The device junction to case thermal characteristic is  $\theta_{jc}$ , and the junction to ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:

$$\text{Maximum Power Allowed} = \frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja} \text{ (°C/W)}} = \frac{150^\circ\text{C} - 70^\circ\text{C}}{28^\circ\text{C/W}} = 2.86 \text{ W}$$

EQ 1-14

## A54SX08 Timing Characteristics

Table 1-17 • A54SX08 Timing Characteristics  
(Worst-Case Commercial Conditions,  $V_{CCR} = 4.75\text{ V}$ ,  $V_{CCA}, V_{CCI} = 3.0\text{ V}$ ,  $T_J = 70^\circ\text{C}$ )

| Parameter                                          | Description                          | '-3' Speed |      | '-2' Speed |      | '-1' Speed |      | 'Std' Speed |      |    |
|----------------------------------------------------|--------------------------------------|------------|------|------------|------|------------|------|-------------|------|----|
|                                                    |                                      | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.        | Max. |    |
| C-Cell Propagation Delays <sup>1</sup>             |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>PD</sub>                                    | Internal Array Module                | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| Predicted Routing Delays <sup>2</sup>              |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>DC</sub>                                    | FO = 1 Routing Delay, Direct Connect | 0.1        |      | 0.1        |      | 0.1        |      | 0.1         |      | ns |
| t <sub>FC</sub>                                    | FO = 1 Routing Delay, Fast Connect   | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                 | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                 | 0.8        |      | 0.9        |      | 1.0        |      | 1.2         |      | ns |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                 | 1.9        |      | 2.2        |      | 2.5        |      | 2.9         |      | ns |
| t <sub>RD12</sub>                                  | FO = 12 Routing Delay                | 2.8        |      | 3.2        |      | 3.7        |      | 4.3         |      | ns |
| R-Cell Timing                                      |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>RCO</sub>                                   | Sequential Clock-to-Q                | 0.8        |      | 1.1        |      | 1.2        |      | 1.4         |      | ns |
| t <sub>CLR</sub>                                   | Asynchronous Clear-to-Q              | 0.5        |      | 0.6        |      | 0.7        |      | 0.8         |      | ns |
| t <sub>PRESET</sub>                                | Asynchronous Preset-to-Q             | 0.7        |      | 0.8        |      | 0.9        |      | 1.0         |      | ns |
| t <sub>SUD</sub>                                   | Flip-Flop Data Input Set-Up          | 0.5        |      | 0.5        |      | 0.7        |      | 0.8         |      | ns |
| t <sub>HD</sub>                                    | Flip-Flop Data Input Hold            | 0.0        |      | 0.0        |      | 0.0        |      | 0.0         |      | ns |
| t <sub>WASYN</sub>                                 | Asynchronous Pulse Width             | 1.4        |      | 1.6        |      | 1.8        |      | 2.1         |      | ns |
| Input Module Propagation Delays                    |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>INYH</sub>                                  | Input Data Pad-to-Y HIGH             | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns |
| t <sub>INYL</sub>                                  | Input Data Pad-to-Y LOW              | 1.5        |      | 1.7        |      | 1.9        |      | 2.2         |      | ns |
| Input Module Predicted Routing Delays <sup>2</sup> |                                      |            |      |            |      |            |      |             |      |    |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                 | 0.3        |      | 0.4        |      | 0.4        |      | 0.5         |      | ns |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                 | 0.6        |      | 0.7        |      | 0.8        |      | 0.9         |      | ns |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                 | 0.8        |      | 0.9        |      | 1.0        |      | 1.2         |      | ns |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                 | 1.0        |      | 1.2        |      | 1.4        |      | 1.6         |      | ns |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                 | 1.9        |      | 2.2        |      | 2.5        |      | 2.9         |      | ns |
| t <sub>IRD12</sub>                                 | FO = 12 Routing Delay                | 2.8        |      | 3.2        |      | 3.7        |      | 4.3         |      | ns |

**Note:**

- For dual-module macros, use  $t_{PD} + t_{RD1} + t_{PDn}$ ,  $t_{RCO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 1           | V <sub>CCR</sub> |
| 2           | GND              |
| 3           | V <sub>CCA</sub> |
| 4           | PRA, I/O         |
| 5           | I/O              |
| 6           | I/O              |
| 7           | V <sub>CCI</sub> |
| 8           | I/O              |
| 9           | I/O              |
| 10          | I/O              |
| 11          | TCK, I/O         |
| 12          | TDI, I/O         |
| 13          | I/O              |
| 14          | I/O              |
| 15          | I/O              |
| 16          | TMS              |
| 17          | I/O              |
| 18          | I/O              |
| 19          | I/O              |
| 20          | I/O              |
| 21          | I/O              |
| 22          | I/O              |
| 23          | I/O              |
| 24          | I/O              |
| 25          | I/O              |
| 26          | I/O              |
| 27          | GND              |
| 28          | V <sub>CCI</sub> |
| 29          | I/O              |
| 30          | I/O              |
| 31          | I/O              |
| 32          | I/O              |
| 33          | I/O              |
| 34          | I/O              |
| 35          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 36          | I/O              |
| 37          | I/O              |
| 38          | I/O              |
| 39          | I/O              |
| 40          | PRB, I/O         |
| 41          | V <sub>CCA</sub> |
| 42          | GND              |
| 43          | V <sub>CCR</sub> |
| 44          | I/O              |
| 45          | HCLK             |
| 46          | I/O              |
| 47          | I/O              |
| 48          | I/O              |
| 49          | I/O              |
| 50          | I/O              |
| 51          | I/O              |
| 52          | TDO, I/O         |
| 53          | I/O              |
| 54          | I/O              |
| 55          | I/O              |
| 56          | I/O              |
| 57          | I/O              |
| 58          | I/O              |
| 59          | V <sub>CCA</sub> |
| 60          | V <sub>CCI</sub> |
| 61          | GND              |
| 62          | I/O              |
| 63          | I/O              |
| 64          | I/O              |
| 65          | I/O              |
| 66          | I/O              |
| 67          | I/O              |
| 68          | V <sub>CCA</sub> |
| 69          | GND              |
| 70          | I/O              |

| 84-Pin PLCC |                  |
|-------------|------------------|
| Pin Number  | A54SX08 Function |
| 71          | I/O              |
| 72          | I/O              |
| 73          | I/O              |
| 74          | I/O              |
| 75          | I/O              |
| 76          | I/O              |
| 77          | I/O              |
| 78          | I/O              |
| 79          | I/O              |
| 80          | I/O              |
| 81          | I/O              |
| 82          | I/O              |
| 83          | CLKA             |
| 84          | CLKB             |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 145          | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 146          | GND                 | GND                              | GND                 |
| 147          | I/O                 | I/O                              | I/O                 |
| 148          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 149          | I/O                 | I/O                              | I/O                 |
| 150          | I/O                 | I/O                              | I/O                 |
| 151          | I/O                 | I/O                              | I/O                 |
| 152          | I/O                 | I/O                              | I/O                 |
| 153          | I/O                 | I/O                              | I/O                 |
| 154          | I/O                 | I/O                              | I/O                 |
| 155          | NC                  | I/O                              | I/O                 |
| 156          | NC                  | I/O                              | I/O                 |
| 157          | GND                 | GND                              | GND                 |
| 158          | I/O                 | I/O                              | I/O                 |
| 159          | I/O                 | I/O                              | I/O                 |
| 160          | I/O                 | I/O                              | I/O                 |
| 161          | I/O                 | I/O                              | I/O                 |
| 162          | I/O                 | I/O                              | I/O                 |
| 163          | I/O                 | I/O                              | I/O                 |
| 164          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 165          | I/O                 | I/O                              | I/O                 |
| 166          | I/O                 | I/O                              | I/O                 |
| 167          | NC                  | I/O                              | I/O                 |
| 168          | I/O                 | I/O                              | I/O                 |
| 169          | I/O                 | I/O                              | I/O                 |
| 170          | NC                  | I/O                              | I/O                 |
| 171          | I/O                 | I/O                              | I/O                 |
| 172          | I/O                 | I/O                              | I/O                 |
| 173          | NC                  | I/O                              | I/O                 |
| 174          | I/O                 | I/O                              | I/O                 |
| 175          | I/O                 | I/O                              | I/O                 |
| 176          | NC                  | I/O                              | I/O                 |
| 177          | I/O                 | I/O                              | I/O                 |
| 178          | I/O                 | I/O                              | I/O                 |
| 179          | I/O                 | I/O                              | I/O                 |
| 180          | CLKA                | CLKA                             | CLKA                |

| 208-Pin PQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 181          | CLKB                | CLKB                             | CLKB                |
| 182          | V <sub>CCR</sub>    | V <sub>CCR</sub>                 | V <sub>CCR</sub>    |
| 183          | GND                 | GND                              | GND                 |
| 184          | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 185          | GND                 | GND                              | GND                 |
| 186          | PRA, I/O            | PRA, I/O                         | PRA, I/O            |
| 187          | I/O                 | I/O                              | I/O                 |
| 188          | I/O                 | I/O                              | I/O                 |
| 189          | NC                  | I/O                              | I/O                 |
| 190          | I/O                 | I/O                              | I/O                 |
| 191          | I/O                 | I/O                              | I/O                 |
| 192          | NC                  | I/O                              | I/O                 |
| 193          | I/O                 | I/O                              | I/O                 |
| 194          | I/O                 | I/O                              | I/O                 |
| 195          | NC                  | I/O                              | I/O                 |
| 196          | I/O                 | I/O                              | I/O                 |
| 197          | I/O                 | I/O                              | I/O                 |
| 198          | NC                  | I/O                              | I/O                 |
| 199          | I/O                 | I/O                              | I/O                 |
| 200          | I/O                 | I/O                              | I/O                 |
| 201          | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 202          | NC                  | I/O                              | I/O                 |
| 203          | NC                  | I/O                              | I/O                 |
| 204          | I/O                 | I/O                              | I/O                 |
| 205          | NC                  | I/O                              | I/O                 |
| 206          | I/O                 | I/O                              | I/O                 |
| 207          | I/O                 | I/O                              | I/O                 |
| 208          | TCK, I/O            | TCK, I/O                         | TCK, I/O            |

**Note:** \* Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

# 144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 73           | GND              | GND               | GND              |
| 74           | I/O              | I/O               | I/O              |
| 75           | I/O              | I/O               | I/O              |
| 76           | I/O              | I/O               | I/O              |
| 77           | I/O              | I/O               | I/O              |
| 78           | I/O              | I/O               | I/O              |
| 79           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 80           | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 81           | GND              | GND               | GND              |
| 82           | I/O              | I/O               | I/O              |
| 83           | I/O              | I/O               | I/O              |
| 84           | I/O              | I/O               | I/O              |
| 85           | I/O              | I/O               | I/O              |
| 86           | I/O              | I/O               | I/O              |
| 87           | I/O              | I/O               | I/O              |
| 88           | I/O              | I/O               | I/O              |
| 89           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 90           | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 91           | I/O              | I/O               | I/O              |
| 92           | I/O              | I/O               | I/O              |
| 93           | I/O              | I/O               | I/O              |
| 94           | I/O              | I/O               | I/O              |
| 95           | I/O              | I/O               | I/O              |
| 96           | I/O              | I/O               | I/O              |
| 97           | I/O              | I/O               | I/O              |
| 98           | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 99           | GND              | GND               | GND              |
| 100          | I/O              | I/O               | I/O              |
| 101          | GND              | GND               | GND              |
| 102          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 103          | I/O              | I/O               | I/O              |
| 104          | I/O              | I/O               | I/O              |
| 105          | I/O              | I/O               | I/O              |
| 106          | I/O              | I/O               | I/O              |
| 107          | I/O              | I/O               | I/O              |
| 108          | I/O              | I/O               | I/O              |

| 144-Pin TQFP |                  |                   |                  |
|--------------|------------------|-------------------|------------------|
| Pin Number   | A54SX08 Function | A54SX16P Function | A54SX32 Function |
| 109          | GND              | GND               | GND              |
| 110          | I/O              | I/O               | I/O              |
| 111          | I/O              | I/O               | I/O              |
| 112          | I/O              | I/O               | I/O              |
| 113          | I/O              | I/O               | I/O              |
| 114          | I/O              | I/O               | I/O              |
| 115          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 116          | I/O              | I/O               | I/O              |
| 117          | I/O              | I/O               | I/O              |
| 118          | I/O              | I/O               | I/O              |
| 119          | I/O              | I/O               | I/O              |
| 120          | I/O              | I/O               | I/O              |
| 121          | I/O              | I/O               | I/O              |
| 122          | I/O              | I/O               | I/O              |
| 123          | I/O              | I/O               | I/O              |
| 124          | I/O              | I/O               | I/O              |
| 125          | CLKA             | CLKA              | CLKA             |
| 126          | CLKB             | CLKB              | CLKB             |
| 127          | V <sub>CCR</sub> | V <sub>CCR</sub>  | V <sub>CCR</sub> |
| 128          | GND              | GND               | GND              |
| 129          | V <sub>CCA</sub> | V <sub>CCA</sub>  | V <sub>CCA</sub> |
| 130          | I/O              | I/O               | I/O              |
| 131          | PRA, I/O         | PRA, I/O          | PRA, I/O         |
| 132          | I/O              | I/O               | I/O              |
| 133          | I/O              | I/O               | I/O              |
| 134          | I/O              | I/O               | I/O              |
| 135          | I/O              | I/O               | I/O              |
| 136          | I/O              | I/O               | I/O              |
| 137          | I/O              | I/O               | I/O              |
| 138          | I/O              | I/O               | I/O              |
| 139          | I/O              | I/O               | I/O              |
| 140          | V <sub>CCI</sub> | V <sub>CCI</sub>  | V <sub>CCI</sub> |
| 141          | I/O              | I/O               | I/O              |
| 142          | I/O              | I/O               | I/O              |
| 143          | I/O              | I/O               | I/O              |
| 144          | TCK, I/O         | TCK, I/O          | TCK, I/O         |

| 176-Pin TQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 1            | GND                 | GND                              | GND                 |
| 2            | TDI, I/O            | TDI, I/O                         | TDI, I/O            |
| 3            | NC                  | I/O                              | I/O                 |
| 4            | I/O                 | I/O                              | I/O                 |
| 5            | I/O                 | I/O                              | I/O                 |
| 6            | I/O                 | I/O                              | I/O                 |
| 7            | I/O                 | I/O                              | I/O                 |
| 8            | I/O                 | I/O                              | I/O                 |
| 9            | I/O                 | I/O                              | I/O                 |
| 10           | TMS                 | TMS                              | TMS                 |
| 11           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 12           | NC                  | I/O                              | I/O                 |
| 13           | I/O                 | I/O                              | I/O                 |
| 14           | I/O                 | I/O                              | I/O                 |
| 15           | I/O                 | I/O                              | I/O                 |
| 16           | I/O                 | I/O                              | I/O                 |
| 17           | I/O                 | I/O                              | I/O                 |
| 18           | I/O                 | I/O                              | I/O                 |
| 19           | I/O                 | I/O                              | I/O                 |
| 20           | I/O                 | I/O                              | I/O                 |
| 21           | GND                 | GND                              | GND                 |
| 22           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 23           | GND                 | GND                              | GND                 |
| 24           | I/O                 | I/O                              | I/O                 |
| 25           | I/O                 | I/O                              | I/O                 |
| 26           | I/O                 | I/O                              | I/O                 |
| 27           | I/O                 | I/O                              | I/O                 |
| 28           | I/O                 | I/O                              | I/O                 |
| 29           | I/O                 | I/O                              | I/O                 |
| 30           | I/O                 | I/O                              | I/O                 |
| 31           | I/O                 | I/O                              | I/O                 |
| 32           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 33           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 34           | I/O                 | I/O                              | I/O                 |

| 176-Pin TQFP |                     |                                  |                     |
|--------------|---------------------|----------------------------------|---------------------|
| Pin Number   | A54SX08<br>Function | A54SX16,<br>A54SX16P<br>Function | A54SX32<br>Function |
| 35           | I/O                 | I/O                              | I/O                 |
| 36           | I/O                 | I/O                              | I/O                 |
| 37           | I/O                 | I/O                              | I/O                 |
| 38           | I/O                 | I/O                              | I/O                 |
| 39           | I/O                 | I/O                              | I/O                 |
| 40           | NC                  | I/O                              | I/O                 |
| 41           | I/O                 | I/O                              | I/O                 |
| 42           | NC                  | I/O                              | I/O                 |
| 43           | I/O                 | I/O                              | I/O                 |
| 44           | GND                 | GND                              | GND                 |
| 45           | I/O                 | I/O                              | I/O                 |
| 46           | I/O                 | I/O                              | I/O                 |
| 47           | I/O                 | I/O                              | I/O                 |
| 48           | I/O                 | I/O                              | I/O                 |
| 49           | I/O                 | I/O                              | I/O                 |
| 50           | I/O                 | I/O                              | I/O                 |
| 51           | I/O                 | I/O                              | I/O                 |
| 52           | V <sub>CCI</sub>    | V <sub>CCI</sub>                 | V <sub>CCI</sub>    |
| 53           | I/O                 | I/O                              | I/O                 |
| 54           | NC                  | I/O                              | I/O                 |
| 55           | I/O                 | I/O                              | I/O                 |
| 56           | I/O                 | I/O                              | I/O                 |
| 57           | NC                  | I/O                              | I/O                 |
| 58           | I/O                 | I/O                              | I/O                 |
| 59           | I/O                 | I/O                              | I/O                 |
| 60           | I/O                 | I/O                              | I/O                 |
| 61           | I/O                 | I/O                              | I/O                 |
| 62           | I/O                 | I/O                              | I/O                 |
| 63           | I/O                 | I/O                              | I/O                 |
| 64           | PRB, I/O            | PRB, I/O                         | PRB, I/O            |
| 65           | GND                 | GND                              | GND                 |
| 66           | V <sub>CCA</sub>    | V <sub>CCA</sub>                 | V <sub>CCA</sub>    |
| 67           | V <sub>CCR</sub>    | V <sub>CCR</sub>                 | V <sub>CCR</sub>    |
| 68           | I/O                 | I/O                              | I/O                 |

| 313-Pin PBGA |                  | 313-Pin PBGA |                  | 313-Pin PBGA |                  | 313-Pin PBGA |                  |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function |
| A1           | GND              | AC5          | I/O              | B10          | I/O              | E15          | I/O              |
| A3           | NC               | AC7          | I/O              | B12          | I/O              | E17          | I/O              |
| A5           | I/O              | AC9          | I/O              | B14          | I/O              | E19          | I/O              |
| A7           | I/O              | AC11         | I/O              | B16          | I/O              | E21          | I/O              |
| A9           | I/O              | AC13         | V <sub>CCR</sub> | B18          | I/O              | E23          | I/O              |
| A11          | I/O              | AC15         | I/O              | B20          | I/O              | E25          | I/O              |
| A13          | V <sub>CCR</sub> | AC17         | I/O              | B22          | I/O              | F2           | I/O              |
| A15          | I/O              | AC19         | I/O              | B24          | I/O              | F4           | I/O              |
| A17          | I/O              | AC21         | I/O              | C1           | TDI, I/O         | F6           | NC               |
| A19          | I/O              | AC23         | I/O              | C3           | I/O              | F8           | I/O              |
| A21          | I/O              | AC25         | NC               | C5           | NC               | F10          | NC               |
| A23          | NC               | AD2          | GND              | C7           | I/O              | F12          | I/O              |
| A25          | GND              | AD4          | I/O              | C9           | I/O              | F14          | I/O              |
| AA1          | I/O              | AD6          | V <sub>CCI</sub> | C11          | I/O              | F16          | NC               |
| AA3          | I/O              | AD8          | I/O              | C13          | V <sub>CCI</sub> | F18          | I/O              |
| AA5          | NC               | AD10         | I/O              | C15          | I/O              | F20          | I/O              |
| AA7          | I/O              | AD12         | PRB, I/O         | C17          | I/O              | F22          | I/O              |
| AA9          | NC               | AD14         | I/O              | C19          | V <sub>CCI</sub> | F24          | I/O              |
| AA11         | I/O              | AD16         | I/O              | C21          | I/O              | G1           | I/O              |
| AA13         | I/O              | AD18         | I/O              | C23          | I/O              | G3           | TMS              |
| AA15         | I/O              | AD20         | I/O              | C25          | NC               | G5           | I/O              |
| AA17         | I/O              | AD22         | NC               | D2           | I/O              | G7           | I/O              |
| AA19         | I/O              | AD24         | I/O              | D4           | NC               | G9           | V <sub>CCI</sub> |
| AA21         | I/O              | AE1          | NC               | D6           | I/O              | G11          | I/O              |
| AA23         | NC               | AE3          | I/O              | D8           | I/O              | G13          | CLKB             |
| AA25         | I/O              | AE5          | I/O              | D10          | I/O              | G15          | I/O              |
| AB2          | NC               | AE7          | I/O              | D12          | I/O              | G17          | I/O              |
| AB4          | NC               | AE9          | I/O              | D14          | I/O              | G19          | I/O              |
| AB6          | I/O              | AE11         | I/O              | D16          | I/O              | G21          | I/O              |
| AB8          | I/O              | AE13         | V <sub>CCA</sub> | D18          | I/O              | G23          | I/O              |
| AB10         | I/O              | AE15         | I/O              | D20          | I/O              | G25          | I/O              |
| AB12         | I/O              | AE17         | I/O              | D22          | I/O              | H2           | I/O              |
| AB14         | I/O              | AE19         | I/O              | D24          | NC               | H4           | I/O              |
| AB16         | I/O              | AE21         | I/O              | E1           | I/O              | H6           | I/O              |
| AB18         | V <sub>CCI</sub> | AE23         | TDO, I/O         | E3           | NC               | H8           | I/O              |
| AB20         | NC               | AE25         | GND              | E5           | I/O              | H10          | I/O              |
| AB22         | I/O              | B2           | TCK, I/O         | E7           | I/O              | H12          | PRA, I/O         |
| AB24         | I/O              | B4           | I/O              | E9           | I/O              | H14          | I/O              |
| AC1          | I/O              | B6           | I/O              | E11          | I/O              | H16          | I/O              |
| AC3          | I/O              | B8           | I/O              | E13          | V <sub>CCA</sub> | H18          | NC               |

## 329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

### Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

| 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  | 329-Pin PBGA |                  |
|--------------|------------------|--------------|------------------|--------------|------------------|--------------|------------------|
| Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function | Pin Number   | A54SX32 Function |
| A1           | GND              | AA13         | I/O              | AC2          | V <sub>CCI</sub> | B14          | I/O              |
| A2           | GND              | AA14         | I/O              | AC3          | NC               | B15          | I/O              |
| A3           | V <sub>CCI</sub> | AA15         | I/O              | AC4          | I/O              | B16          | I/O              |
| A4           | NC               | AA16         | I/O              | AC5          | I/O              | B17          | I/O              |
| A5           | I/O              | AA17         | I/O              | AC6          | I/O              | B18          | I/O              |
| A6           | I/O              | AA18         | I/O              | AC7          | I/O              | B19          | I/O              |
| A7           | V <sub>CCI</sub> | AA19         | I/O              | AC8          | I/O              | B20          | I/O              |
| A8           | NC               | AA20         | TDO, I/O         | AC9          | V <sub>CCI</sub> | B21          | I/O              |
| A9           | I/O              | AA21         | V <sub>CCI</sub> | AC10         | I/O              | B22          | GND              |
| A10          | I/O              | AA22         | I/O              | AC11         | I/O              | B23          | V <sub>CCI</sub> |
| A11          | I/O              | AA23         | V <sub>CCI</sub> | AC12         | I/O              | C1           | NC               |
| A12          | I/O              | AB1          | I/O              | AC13         | I/O              | C2           | TDI, I/O         |
| A13          | CLKB             | AB2          | GND              | AC14         | I/O              | C3           | GND              |
| A14          | I/O              | AB3          | I/O              | AC15         | NC               | C4           | I/O              |
| A15          | I/O              | AB4          | I/O              | AC16         | I/O              | C5           | I/O              |
| A16          | I/O              | AB5          | I/O              | AC17         | I/O              | C6           | I/O              |
| A17          | I/O              | AB6          | I/O              | AC18         | I/O              | C7           | I/O              |
| A18          | I/O              | AB7          | I/O              | AC19         | I/O              | C8           | I/O              |
| A19          | I/O              | AB8          | I/O              | AC20         | I/O              | C9           | I/O              |
| A20          | I/O              | AB9          | I/O              | AC21         | NC               | C10          | I/O              |
| A21          | NC               | AB10         | I/O              | AC22         | V <sub>CCI</sub> | C11          | I/O              |
| A22          | V <sub>CCI</sub> | AB11         | PRB, I/O         | AC23         | GND              | C12          | I/O              |
| A23          | GND              | AB12         | I/O              | B1           | V <sub>CCI</sub> | C13          | I/O              |
| AA1          | V <sub>CCI</sub> | AB13         | HCLK             | B2           | GND              | C14          | I/O              |
| AA2          | I/O              | AB14         | I/O              | B3           | I/O              | C15          | I/O              |
| AA3          | GND              | AB15         | I/O              | B4           | I/O              | C16          | I/O              |
| AA4          | I/O              | AB16         | I/O              | B5           | I/O              | C17          | I/O              |
| AA5          | I/O              | AB17         | I/O              | B6           | I/O              | C18          | I/O              |
| AA6          | I/O              | AB18         | I/O              | B7           | I/O              | C19          | I/O              |
| AA7          | I/O              | AB19         | I/O              | B8           | I/O              | C20          | I/O              |
| AA8          | I/O              | AB20         | I/O              | B9           | I/O              | C21          | V <sub>CCI</sub> |
| AA9          | I/O              | AB21         | I/O              | B10          | I/O              | C22          | GND              |
| AA10         | I/O              | AB22         | GND              | B11          | I/O              | C23          | NC               |
| AA11         | I/O              | AB23         | I/O              | B12          | PRA, I/O         | D1           | I/O              |
| AA12         | I/O              | AC1          | GND              | B13          | CLKA             | D2           | I/O              |

# 144-Pin FBGA




Figure 2-8 • 144-Pin FBGA (Top View)

## Note

For Package Manufacturing and Environmental information, visit the Package Resource center at <http://www.actel.com/products/rescenter/package/index.html>.

# Datasheet Information

## List of Changes

The following table lists critical changes that were made in the current version of the document.

| Previous Version    | Changes in Current Version (v3.2)                                                                                                            | Page |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------|
| v3.1<br>(June 2003) | The "Ordering Information" was updated to include RoHS information.                                                                          | 1-ii |
|                     | The Product Plan was removed since all products have been released.                                                                          | N/A  |
|                     | Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.                                                 | 1-6  |
|                     | The "Dedicated Test Mode" section is new.                                                                                                    | 1-6  |
|                     | The "Programming" section is new.                                                                                                            | 1-7  |
|                     | A note was added to the "Power-Up Sequencing" table.                                                                                         | 1-15 |
|                     | A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A545X08, A545X16, A545X32. | 1-15 |
|                     | U11 and U13 were added to the "313-Pin PBGA" table.                                                                                          | 2-17 |
| v3.0.1              | Storage temperature in Table 1-3 was updated.                                                                                                | 1-7  |
|                     | Table 1-1 was updated.                                                                                                                       | 1-5  |

## Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

### Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

### Unmarked (production)

This datasheet version contains information that is considered to be final.

### Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

## International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.