

Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 249 |
| Number of Gates | 48000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -55°C ~ 125°C (TC) |
| Package / Case | 313-BBGA |
| Supplier Device Package | 313-PBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/microsemi/a54sx32-bg313m |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

| | User I/Os (including clock buffers) | | | | | | | | | | |
|----------|-------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|--|--|
| Device | PLCC 84-Pin | VQFP 100-Pin | PQFP 208-Pin | TQFP 144-Pin | TQFP 176-Pin | PBGA 313-Pin | PBGA 329-Pin | FBGA 144-Pin | | | |
| A54SX08 | 69 | 81 | 130 | 113 | 128 | - | - | 111 | | | |
| A54SX16 | - | 81 | 175 | - | 147 | - | - | - | | | |
| A54SX16P | - | 81 | 175 | 113 | 147 | - | - | - | | | |
| A54SX32 | _ | _ | 174 | 113 | 147 | 249 | 249 | - | | | |

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clockto-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-ofmodules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • **DirectConnect and FastConnect for Type 2 SuperClusters**

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of 10 k Ω . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

| Table 1-2 • | Boundary Scan Pin Functionality |
|-------------|---------------------------------|
|-------------|---------------------------------|

| Program Fuse Blown (Dedicated Test Mode) | Program Fuse Not Blown (Flexible Mode) | | | | | |
|---|---|--|--|--|--|--|
| TCK, TDI, TDO are dedicated BST pins. | TCK, TDI, TDO are flexible and may be used as I/Os. | | | | | |
| No need for pull-up resistor for TMS | Use a pull-up resistor of 10 $k\Omega$ on TMS. | | | | | |

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero[®] Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify[®] for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ from SynaptiCAD[™], and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence[®] Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

PCI Compliance for the SX Family

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

| Table 1-6 • | A54SX16P DC Specifications (5.0 V PCI Operation) | |
|-------------|--|--|
|-------------|--|--|

| Symbol | Parameter | Condition | Min. | Max. | Units |
|--------------------|--|-------------------------------|------|----------------|-------|
| V _{CCA} | Supply Voltage for Array | | 3.0 | 3.6 | V |
| V _{CCR} | Supply Voltage required for Internal Biasing | | 4.75 | 5.25 | V |
| V _{CCI} | Supply Voltage for I/Os | | 4.75 | 5.25 | V |
| V _{IH} | Input High Voltage ¹ | | 2.0 | $V_{CC} + 0.5$ | V |
| V _{IL} | Input Low Voltage ¹ | | -0.5 | 0.8 | V |
| I _{IH} | Input High Leakage Current | V _{IN} = 2.7 | | 70 | μA |
| IIL | Input Low Leakage Current | V _{IN} = 0.5 | | -70 | μA |
| V _{OH} | Output High Voltage | I _{OUT} = -2 mA | 2.4 | | V |
| V _{OL} | Output Low Voltage ² | I _{OUT} = 3 mA, 6 mA | | 0.55 | V |
| C _{IN} | Input Pin Capacitance ³ | | | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | pF |
| C _{IDSEL} | IDSEL Pin Capacitance ⁴ | | | 8 | pF |

Notes:

1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.


2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].



SX Timing Model






Figure 1-12 • SX Timing Model

Hardwired Clock

External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns

Clock-to-Out (Pin-to-Pin)

$$= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$$

= 1.0 + 0.8 + 0.3 + 1.6 = 3.7 r

EQ 1-16

Routed Clock

| | External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ = 1.5 + 0.3 + 0.5 - 1.5 = 0.8 ns | |
|---------|--|---------|
| EQ 1-15 | | EQ 1-17 |
| | Clock-to-Out (Pin-to-Pin) | |
| | $= t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ | |
| | = 1.52+ 0.8 + 0.3 + 1.6 = 4.2 ns | |
| EO 1-16 | | EQ 1-18 |

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timecritical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' 9 | Speed | '-2' 9 | 5peed | '-1' Speed | | 'Std' Speed | | |
|---------------------|--------------------------------------|--------|-------|--------|-------|------------|------|-------------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| C-Cell Prop | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timi | ່າໆ | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.8 | | 1.1 | | 1.2 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | le Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted I | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn'}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD'}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

A54SX16P Timing Characteristics

Table 1-19 • A54SX16P Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | | '-3' 9 | 5peed | '-2' \$ | 5peed | '–1' Speed | | 'Std' Speed | | |
|---------------------|--------------------------------------|--------|-------|---------|-------|------------|------|-------------|------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| C-Cell Propa | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timir | ng | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.9 | | 1.1 | | 1.3 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 0.8 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 0.8 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 0.8 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | le Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted Ir | put Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 0.8 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 0.8 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

| 84-Pin | 84-Pin PLCC | | | | | |
|------------|---------------------|--|--|--|--|--|
| Pin Number | A54SX08 Function | | | | | |
| 1 | V _{CCR} | | | | | |
| 2 | GND | | | | | |
| 3 | V _{CCA} | | | | | |
| 4 | PRA, I/O | | | | | |
| 5 | I/O | | | | | |
| 6 | I/O | | | | | |
| 7 | V _{CCI} | | | | | |
| 8 | I/O | | | | | |
| 9 | I/O | | | | | |
| 10 | I/O | | | | | |
| 11 | TCK, I/O | | | | | |
| 12 | TDI, I/O | | | | | |
| 13 | I/O | | | | | |
| 14 | I/O | | | | | |
| 15 | I/O | | | | | |
| 16 | TMS | | | | | |
| 17 | I/O | | | | | |
| 18 | I/O | | | | | |
| 19 | I/O | | | | | |
| 20 | I/O | | | | | |
| 21 | I/O | | | | | |
| 22 | I/O | | | | | |
| 23 | I/O | | | | | |
| 24 | I/O | | | | | |
| 25 | I/O | | | | | |
| 26 | I/O | | | | | |
| 27 | GND | | | | | |
| 28 | V _{CCI} | | | | | |
| 29 | I/O | | | | | |
| 30 | I/O | | | | | |
| 31 | I/O | | | | | |
| 32 | I/O | | | | | |
| 33 | I/O | | | | | |
| 34 | I/O | | | | | |
| 35 | I/O | | | | | |

| 84-Pin PLCC | | | | | |
|-------------|---------------------|--|--|--|--|
| Pin Number | A54SX08 Function | | | | |
| 36 | I/O | | | | |
| 37 | I/O | | | | |
| 38 | I/O | | | | |
| 39 | I/O | | | | |
| 40 | PRB, I/O | | | | |
| 41 | V _{CCA} | | | | |
| 42 | GND | | | | |
| 43 | V _{CCR} | | | | |
| 44 | I/O | | | | |
| 45 | HCLK | | | | |
| 46 | I/O | | | | |
| 47 | I/O | | | | |
| 48 | I/O | | | | |
| 49 | I/O | | | | |
| 50 | I/O | | | | |
| 51 | I/O | | | | |
| 52 | TDO, I/O | | | | |
| 53 | I/O | | | | |
| 54 | I/O | | | | |
| 55 | I/O | | | | |
| 56 | I/O | | | | |
| 57 | I/O | | | | |
| 58 | I/O | | | | |
| 59 | V _{CCA} | | | | |
| 60 | V _{CCI} | | | | |
| 61 | GND | | | | |
| 62 | I/O | | | | |
| 63 | I/O | | | | |
| 64 | I/O | | | | |
| 65 | I/O | | | | |
| 66 | I/O | | | | |
| 67 | I/O | | | | |
| 68 | V _{CCA} | | | | |
| 69 | GND | | | | |
| 70 | I/O | | | | |

| 84-Pin PLCC | | | | | | |
|-------------|---------------------|--|--|--|--|--|
| Pin Number | A54SX08 Function | | | | | |
| 71 | I/O | | | | | |
| 72 | I/O | | | | | |
| 73 | I/O | | | | | |
| 74 | I/O | | | | | |
| 75 | I/O | | | | | |
| 76 | I/O | | | | | |
| 77 | I/O | | | | | |
| 78 | I/O | | | | | |
| 79 | I/O | | | | | |
| 80 | I/O | | | | | |
| 81 | I/O | | | | | |
| 82 | I/O | | | | | |
| 83 | CLKA | | | | | |
| 84 | CLKB | | | | | |

| | A | | te | B |
|---------|------|-----|----|---|
| 54SX Fa | mily | FPG | As | |

| | 208-Pi | n PQFP | | 208-Pin PQFP | | | | | | |
|------------|---------------------|----------------------------------|---------------------|--------------|---------------------|----------------------------------|---------------------|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | | |
| 73 | NC | I/O | I/O | 109 | I/O | I/O | I/O | | | |
| 74 | I/O | I/O | I/O | 110 | I/O | I/O | I/O | | | |
| 75 | NC | I/O | I/O | 111 | I/O | I/O | I/O | | | |
| 76 | PRB, I/O | PRB, I/O | PRB, I/O | 112 | I/O | I/O | I/O | | | |
| 77 | GND | GND | GND | 113 | I/O | I/O | I/O | | | |
| 78 | V _{CCA} | V _{CCA} | V _{CCA} | 114 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 79 | GND | GND | GND | 115 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 80 | V _{CCR} | V _{CCR} | V _{CCR} | 116 | NC | I/O | I/O | | | |
| 81 | I/O | I/O | I/O | 117 | I/O | I/O | I/O | | | |
| 82 | HCLK | HCLK | HCLK | 118 | I/O | I/O | I/O | | | |
| 83 | I/O | I/O | I/O | 119 | NC | I/O | I/O | | | |
| 84 | I/O | I/O | I/O | 120 | I/O | I/O | I/O | | | |
| 85 | NC | I/O | I/O | 121 | I/O | I/O | I/O | | | |
| 86 | I/O | I/O | I/O | 122 | NC | I/O | I/O | | | |
| 87 | I/O | I/O | I/O | 123 | I/O | I/O | I/O | | | |
| 88 | NC | I/O | I/O | 124 | I/O | I/O | I/O | | | |
| 89 | I/O | I/O | I/O | 125 | NC | I/O | I/O | | | |
| 90 | I/O | I/O | I/O | 126 | I/O | I/O | I/O | | | |
| 91 | NC | I/O | I/O | 127 | I/O | I/O | I/O | | | |
| 92 | I/O | I/O | I/O | 128 | I/O | I/O | I/O | | | |
| 93 | I/O | I/O | I/O | 129 | GND | GND | GND | | | |
| 94 | NC | I/O | I/O | 130 | V _{CCA} | V _{CCA} | V _{CCA} | | | |
| 95 | I/O | I/O | I/O | 131 | GND | GND | GND | | | |
| 96 | I/O | I/O | I/O | 132 | V _{CCR} | V _{CCR} | V _{CCR} | | | |
| 97 | NC | I/O | I/O | 133 | I/O | I/O | I/O | | | |
| 98 | V _{CCI} | V _{CCI} | V _{CCI} | 134 | I/O | I/O | I/O | | | |
| 99 | I/O | I/O | I/O | 135 | NC | I/O | I/O | | | |
| 100 | I/O | I/O | I/O | 136 | I/O | I/O | I/O | | | |
| 101 | I/O | I/O | I/O | 137 | I/O | I/O | I/O | | | |
| 102 | I/O | I/O | I/O | 138 | NC | I/O | I/O | | | |
| 103 | TDO, I/O | TDO, I/O | TDO, I/O | 139 | I/O | I/O | I/O | | | |
| 104 | I/O | I/O | I/O | 140 | I/O | I/O | I/O | | | |
| 105 | GND | GND | GND | 141 | NC | I/O | I/O | | | |
| 106 | NC | I/O | I/O | 142 | I/O | I/O | I/O | | | |
| 107 | I/O | I/O | I/O | 143 | NC | I/O | I/O | | | |
| 108 | NC | I/O | I/O | 144 | I/O | I/O | I/O | | | |

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

Note

| | 176-Pi | n TQFP | | 176-Pin TQFP | | | | | | | |
|------------|---------------------|----------------------------------|---------------------|--------------|---------------------|----------------------------------|---------------------|--|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | | | |
| 69 | HCLK | HCLK | HCLK | 103 | I/O | I/O | I/O | | | | |
| 70 | I/O | I/O | I/O | 104 | I/O | I/O | I/O | | | | |
| 71 | I/O | I/O | I/O | 105 | I/O | I/O | I/O | | | | |
| 72 | I/O | I/O | I/O | 106 | I/O | I/O | I/O | | | | |
| 73 | I/O | I/O | I/O | 107 | I/O | I/O | I/O | | | | |
| 74 | I/O | I/O | I/O | 108 | GND | GND | GND | | | | |
| 75 | I/O | I/O | I/O | 109 | V _{CCA} | V _{CCA} | V _{CCA} | | | | |
| 76 | I/O | I/O | I/O | 110 | GND | GND | GND | | | | |
| 77 | I/O | I/O | I/O | 111 | I/O | I/O | I/O | | | | |
| 78 | I/O | I/O | I/O | 112 | I/O | I/O | I/O | | | | |
| 79 | NC | I/O | I/O | 113 | I/O | I/O | I/O | | | | |
| 80 | I/O | I/O | I/O | 114 | I/O | I/O | I/O | | | | |
| 81 | NC | I/O | I/O | 115 | I/O | I/O | I/O | | | | |
| 82 | V _{CCI} | V _{CCI} | V _{CCI} | 116 | I/O | I/O | I/O | | | | |
| 83 | I/O | I/O | I/O | 117 | I/O | I/O | I/O | | | | |
| 84 | I/O | I/O | I/O | 118 | NC | I/O | I/O | | | | |
| 85 | I/O | I/O | I/O | 119 | I/O | I/O | I/O | | | | |
| 86 | I/O | I/O | I/O | 120 | NC | I/O | I/O | | | | |
| 87 | TDO, I/O | TDO, I/O | TDO, I/O | 121 | NC | I/O | I/O | | | | |
| 88 | I/O | I/O | I/O | 122 | V _{CCA} | V _{CCA} | V _{CCA} | | | | |
| 89 | GND | GND | GND | 123 | GND | GND | GND | | | | |
| 90 | NC | I/O | I/O | 124 | V _{CCI} | V _{CCI} | V _{CCI} | | | | |
| 91 | NC | I/O | I/O | 125 | I/O | I/O | I/O | | | | |
| 92 | I/O | I/O | I/O | 126 | I/O | I/O | I/O | | | | |
| 93 | I/O | I/O | I/O | 127 | I/O | I/O | I/O | | | | |
| 94 | I/O | I/O | I/O | 128 | I/O | I/O | I/O | | | | |
| 95 | I/O | I/O | I/O | 129 | I/O | I/O | I/O | | | | |
| 96 | I/O | I/O | I/O | 130 | I/O | I/O | I/O | | | | |
| 97 | I/O | I/O | I/O | 131 | NC | I/O | I/O | | | | |
| 98 | V _{CCA} | V _{CCA} | V _{CCA} | 132 | NC | I/O | I/O | | | | |
| 99 | V _{CCI} | V _{CCI} | V _{CCI} | 133 | GND | GND | GND | | | | |
| 100 | I/O | I/O | I/O | 134 | I/O | I/O | I/O | | | | |
| 101 | I/O | I/O | I/O | 135 | I/O | I/O | I/O | | | | |
| 102 | I/O | I/O | I/O | 136 | I/O | I/O | I/O | | | | |



| | 176-Pi | n TQFP | | 176-Pin TQFP | | | | | | |
|------------|---------------------|----------------------------------|---------------------|--------------|---------------------|----------------------------------|---------------------|--|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | | |
| 137 | I/O | I/O | I/O | 157 | PRA, I/O | PRA, I/O | PRA, I/O | | | |
| 138 | I/O | I/O | I/O | 158 | I/O | I/O | I/O | | | |
| 139 | I/O | I/O | I/O | 159 | I/O | I/O | I/O | | | |
| 140 | V _{CCI} | V _{CCI} | V _{CCI} | 160 | I/O | I/O | I/O | | | |
| 141 | I/O | I/O | I/O | 161 | I/O | I/O | I/O | | | |
| 142 | I/O | I/O | I/O | 162 | I/O | I/O | I/O | | | |
| 143 | I/O | I/O | I/O | 163 | I/O | I/O | I/O | | | |
| 144 | I/O | I/O | I/O | 164 | I/O | I/O | I/O | | | |
| 145 | I/O | I/O | I/O | 165 | I/O | I/O | I/O | | | |
| 146 | I/O | I/O | I/O | 166 | I/O | I/O | I/O | | | |
| 147 | I/O | I/O | I/O | 167 | I/O | I/O | I/O | | | |
| 148 | I/O | I/O | I/O | 168 | NC | I/O | I/O | | | |
| 149 | I/O | I/O | I/O | 169 | V _{CCI} | V _{CCI} | V _{CCI} | | | |
| 150 | I/O | I/O | I/O | 170 | I/O | I/O | I/O | | | |
| 151 | I/O | I/O | I/O | 171 | NC | I/O | I/O | | | |
| 152 | CLKA | CLKA | CLKA | 172 | NC | I/O | I/O | | | |
| 153 | CLKB | CLKB | CLKB | 173 | NC | I/O | I/O | | | |
| 154 | V _{CCR} | V _{CCR} | V _{CCR} | 174 | I/O | I/O | I/O | | | |
| 155 | GND | GND | GND | 175 | I/O | I/O | I/O | | | |
| 156 | V _{CCA} | V _{CCA} | V _{CCA} | 176 | TCK, I/O | TCK, I/O | TCK, I/O | | | |

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

| 313-Pin PBGA | | 313-Pi | n PBGA | 313-Pi | n PBGA | 313-Pin PBGA | | | |
|---------------|---------------------|---------------|---------------------|---------------|---------------------|---------------|---------------------|--|--|
| Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | Pin Number | A54SX32 Function | | |
| H20 | I/O | L25 | I/O | R5 | I/O | V10 | I/O | | |
| H22 | V _{CCI} | M2 | I/O | R7 | I/O | V12 | I/O | | |
| H24 | I/O | M4 | I/O | R9 | I/O | V14 | I/O | | |
| J1 | I/O | M6 | I/O | R11 | I/O | V16 | NC | | |
| J3 | I/O | M8 | I/O | R13 | GND | V18 | I/O | | |
| J5 | I/O | M10 | I/O | R15 | I/O | V20 | I/O | | |
| J7 | NC | M12 | GND | R17 | I/O | V22 | V _{CCA} | | |
| J9 | I/O | M14 | GND | R19 | I/O | V24 | V _{CCI} | | |
| J11 | I/O | M16 | V _{CCI} | R21 | I/O | W1 | I/O | | |
| J13 | CLKA | M18 | I/O | R23 | I/O | W3 | I/O | | |
| J15 | I/O | M20 | I/O | R25 | I/O | W5 | I/O | | |
| J17 | I/O | M22 | I/O | T2 | I/O | W7 | NC | | |
| J19 | I/O | M24 | I/O | T4 | I/O | W9 | I/O | | |
| J21 | GND | N1 | I/O | Т6 | I/O | W11 | I/O | | |
| J23 | I/O | N3 | V _{CCA} | Т8 | I/O | W13 | V _{CCI} | | |
| J25 | I/O | N5 | V _{CCR} | T10 | I/O | W15 | I/O | | |
| К2 | I/O | N7 | I/O | T12 | I/O | W17 | I/O | | |
| K4 | I/O | N9 | V _{CCI} | T14 | HCLK | W19 | I/O | | |
| K6 | I/O | N11 | GND | T16 | I/O | W21 | I/O | | |
| K8 | V _{CCI} | N13 | GND | T18 | I/O | W23 | I/O | | |
| K10 | I/O | N15 | GND | T20 | I/O | W25 | I/O | | |
| K12 | I/O | N17 | I/O | T22 | I/O | Y2 | I/O | | |
| K14 | I/O | N19 | I/O | T24 | I/O | Y4 | I/O | | |
| K16 | I/O | N21 | I/O | U1 | I/O | Y6 | I/O | | |
| K18 | I/O | N23 | V _{CCR} | U3 | I/O | Y8 | I/O | | |
| K20 | V _{CCA} | N25 | V _{CCA} | U5 | V _{CCI} | Y10 | I/O | | |
| K22 | I/O | P2 | I/O | U7 | I/O | Y12 | I/O | | |
| K24 | I/O | P4 | I/O | U9 | I/O | Y14 | I/O | | |
| L1 | I/O | P6 | I/O | U11 | I/O | Y16 | I/O | | |
| L3 | I/O | P8 | I/O | U13 | I/O | Y18 | I/O | | |
| L5 | I/O | P10 | I/O | U15 | I/O | Y20 | NC | | |
| L7 | I/O | P12 | GND | U17 | I/O | Y22 | I/O | | |
| L9 | I/O | P14 | GND | U19 | I/O | Y24 | NC | | |
| L11 | I/O | P16 | I/O | U21 | I/O | <u> </u> | | | |
| L13 | GND | P18 | I/O | U23 | I/O | | | | |
| L15 | I/O | P20 | NC | U25 | I/O | | | | |
| L17 | I/O | P22 | I/O | V2 | V _{CCA} | | | | |
| L19 | I/O | P24 | I/O | V4 | I/O | | | | |
| L21 | I/O | R1 | I/O | V6 | I/O | | | | |
| L23 | I/O | R3 | I/O | V8 | I/O | | | | |

329-Pin PBGA

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | |
|--------|----------------|----------------|----------|----------|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|---------------|----------|----------|-----------|---|
| А | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ٦ |
| В | 0 | 0 | Õ | 0 | ~ | ~ | 0 | ~ | ~ | ~ | ~ | ~ | ~ | ~ | 0 | ~ | ~ | ~ | ~ | $\overline{}$ | 0 | ~ | 0 | |
| C | Ŭ | č | ~ | - | - | - | _ | - | - | _ | _ | Ξ. | - | - | - | _ | _ | _ | _ | 0 | - | - | - | |
| D | • | 0 | · | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | ~ | 0 | ~ | |
| E F | - | | - | - | | | | | | | | | | | | | | | | - | - | 0 | _ | |
| G | - | 0 | · | - | | | | | | | | | | | | | | | | | 0 | 0 | 0 | |
| н | _ | $\overline{0}$ | _ | _ | | | | | | | | | | | | | | | | | | 0 | | |
| J | - | Õ | Ξ. | - | | | | | | | | | | | | | | | | - | - | õ | - | |
| к | Õ | Õ | Õ | Õ | | | | | | 0 | 0 | 0 | 0 | 0 | | | | | | - | - | Õ | - | |
| L | 0 | 0 | Ο | 0 | | | | | | Ο | Ο | Ο | Ο | Ο | | | | | | Ο | 0 | 0 | 0 | |
| м | 0 | 0 | Ο | Ο | | | | | | Ο | Ο | Ο | 0 | Ο | | | | | | Ο | Ο | Ο | 0 | |
| N | <u> </u> | 0 | <u> </u> | <u> </u> | | | | | | | Õ | | | | | | | | | \sim | Õ | \sim | 0 | |
| P | | 0 | | | | | | | | 0 | 0 | 0 | 0 | 0 | | | | | | - | 0 | - | 0 | |
| R T | • | 0 | · | - | | | | | | | | | | | | | | | | <u> </u> | 0 | <u> </u> | 0 | |
| U | - | | - | 0 | | | | | | | | | | | | | | | | <u> </u> | 0 | Ŭ | 0 | |
| v | · · | 0 | <u> </u> | 0 | | | | | | | | | | | | | | | | <u> </u> | 0 | <u> </u> | 0 | |
| w | - | õ | - | - | | | | | | | | | | | | | | | | | õ | - | $\hat{0}$ | |
| Y | _ | - | _ | õ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ~ | <u> </u> | ~ | õ | |
| AA | Õ | Õ | Õ | Õ | Õ | Õ | Õ | Õ | _ | Õ | _ | _ | _ | _ | _ | Õ | - | Õ | Õ | _ | Õ | Õ | Õ | |
| AB | Ō | Ō | Õ | Ô | Õ | Õ | Õ | Õ | Ô | Õ | Õ | Ô | Ô | Ô | Õ | Õ | Õ | Õ | Ō | Ō | Õ | Õ | Õ | |
| AC | $\overline{)}$ | 0 | Ο | 0 | Ο | Ο | 0 | Ο | Ο | 0 | Ο | Ο | 0 | Ο | 0 | Ο | 0 | Ο | 0 | Ο | 0 | Ο | 0 | |
| | | | | | | | | | | | | | | | | | | | | | | | | |

Figure 2-7 • 329-Pin PBGA (Top View)

Note

| 329-Pir | 329-Pin PBGA | | | | | | | | |
|---------------|---------------------|--|--|--|--|--|--|--|--|
| Pin Number | A54SX32 Function | | | | | | | | |
| T22 | I/O | | | | | | | | |
| T23 | I/O | | | | | | | | |
| U1 | I/O | | | | | | | | |
| U2 | I/O | | | | | | | | |
| U3 | V _{CCA} | | | | | | | | |
| U4 | I/O | | | | | | | | |
| U20 | I/O | | | | | | | | |
| U21 | V _{CCA} | | | | | | | | |
| U22 | I/O | | | | | | | | |
| U23 | I/O | | | | | | | | |
| V1 | V _{CCI} | | | | | | | | |
| V2 | I/O | | | | | | | | |
| V3 | I/O | | | | | | | | |

| 329-Pir | n PBGA |
|---------------|---------------------|
| Pin Number | A54SX32 Function |
| V4 | I/O |
| V20 | I/O |
| V21 | I/O |
| V22 | I/O |
| V23 | I/O |
| W1 | I/O |
| W2 | I/O |
| W3 | I/O |
| W4 | I/O |
| W20 | I/O |
| W21 | I/O |
| W22 | I/O |

| 329-Pir | 329-Pin PBGA | | | | | | | | |
|---------------|---------------------|--|--|--|--|--|--|--|--|
| Pin Number | A54SX32 Function | | | | | | | | |
| W23 | NC | | | | | | | | |
| Y1 | NC | | | | | | | | |
| Y2 | I/O | | | | | | | | |
| Y3 | I/O | | | | | | | | |
| Y4 | GND | | | | | | | | |
| Y5 | I/O | | | | | | | | |
| Y6 | I/O | | | | | | | | |
| Y7 | I/O | | | | | | | | |
| Y8 | I/O | | | | | | | | |
| Y9 | I/O | | | | | | | | |
| Y10 | I/O | | | | | | | | |
| Y11 | I/O | | | | | | | | |

| 329-Pi | 329-Pin PBGA | | | | | | | | |
|---------------|---------------------|--|--|--|--|--|--|--|--|
| Pin Number | A54SX32 Function | | | | | | | | |
| Y12 | V _{CCA} | | | | | | | | |
| Y13 | V _{CCR} | | | | | | | | |
| Y14 | I/O | | | | | | | | |
| Y15 | I/O | | | | | | | | |
| Y16 | I/O | | | | | | | | |
| Y17 | I/O | | | | | | | | |
| Y18 | I/O | | | | | | | | |
| Y19 | I/O | | | | | | | | |
| Y20 | GND | | | | | | | | |
| Y21 | I/O | | | | | | | | |
| Y22 | I/O | | | | | | | | |
| Y23 | I/O | | | | | | | | |

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

Actel Europe Ltd.

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600 Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom **Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490 Actel Japan www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Phone +81.03.3445.7671 Fax +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong Phone +852 2185 6460 Fax +852 2185 6488