

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Active |
| Number of LABs/CLBs | 2880 |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 249 |
| Number of Gates | 48000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 329-BBGA |
| Supplier Device Package | 329-PBGA (31x31) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a54sx32-bg329i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Description

The Actel SX family of FPGAs features a sea-of-modules architecture that delivers device performance and integration levels not currently achieved by any other FPGA architecture. SX devices greatly simplify design time, enable dramatic reductions in design costs and power consumption, and further decrease time to market for performance-intensive applications.

The Actel SX architecture features two types of logic modules, the combinatorial cell (C-cell) and the register cell (R-cell), each optimized for fast and efficient mapping of synthesized logic functions. The routing and interconnect resources are in the metal layers above the logic modules, providing optimal use of silicon. This enables the entire floor of the device to be spanned with an uninterrupted grid of fine-grained, synthesis-friendly logic modules (or "sea-of-modules"), which reduces the distance signals have to travel between logic modules. To minimize signal propagation delay, SX devices employ both local and general routing resources. The high-speed local routing resources (DirectConnect and FastConnect) enable very fast local signal propagation that is optimal for fast counters, state machines, and datapath logic. The general system of segmented routing tracks allows any logic module in the array to be connected to any other logic or I/O module. Within this system, propagation delay is minimized by limiting the number of antifuse interconnect elements to five (90 percent of connections typically use only three antifuses). The unique local and general routing structure featured in SX devices gives fast and predictable performance, allows 100 percent pin-locking with full logic utilization, enables concurrent PCB development, reduces design time, and allows designers to achieve performance goals with minimum effort.

Further complementing SX's flexible routing structure is a hardwired, constantly loaded clock network that has been tuned to provide fast clock propagation with minimal clock skew. Additionally, the high performance of the internal logic has eliminated the need to embed latches or flip-flops in the I/O cells to achieve fast clock-to-out or fast input setup times. SX devices have easy to use I/O cells that do not require HDL instantiation, facilitating design reuse and reducing design and verification time.

SX Family Architecture

The SX family architecture was designed to satisfy nextgeneration performance and integration requirements for production-volume designs in a broad range of applications.

Programmable Interconnect Element

The SX family provides efficient use of silicon by locating the routing interconnect resources between the Metal 2 (M2) and Metal 3 (M3) layers (Figure 1-1 on page 1-2). This completely eliminates the channels of routing and interconnect resources between logic modules (as implemented on SRAM FPGAs and previous generations of antifuse FPGAs), and enables the entire floor of the device to be spanned with an uninterrupted grid of logic modules.

Interconnection between these logic modules is achieved using The Actel patented metal-to-metal programmable antifuse interconnect elements, which are embedded between the M2 and M3 layers. The antifuses are normally open circuit and, when programmed, form a permanent low-impedance connection.

The extremely small size of these interconnect elements gives the SX family abundant routing resources and provides excellent protection against design pirating. Reverse engineering is virtually impossible because it is extremely difficult to distinguish between programmed and unprogrammed antifuses, and there is no configuration bitstream to intercept.

Additionally, the interconnect elements (i.e., the antifuses and metal tracks) have lower capacitance and lower resistance than any other device of similar capacity, leading to the fastest signal propagation in the industry.

Logic Module Design

The SX family architecture is described as a "sea-of-modules" architecture because the entire floor of the device is covered with a grid of logic modules with virtually no chip area lost to interconnect elements or routing. The Actel SX family provides two types of logic modules, the register cell (R-cell) and the combinatorial cell (C-cell).



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of $10~\mathrm{k}\Omega$. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 ● **Boundary Scan Pin Functionality**

| Program Fuse Blown (Dedicated Test Mode) | Program Fuse Not Blown (Flexible Mode) | | |
|---|---|--|--|
| TCK, TDI, TDO are dedicated BST pins. | TCK, TDI, TDO are flexible and may be used as I/Os. | | |
| No need for pull-up resistor for TMS | Use a pull-up resistor of 10 k Ω on TMS. | | |

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2


A54SX16P AC Specifications for (PCI Operation)

Table 1-7 • A54SX16P AC Specifications for (PCI Operation)

| Symbol | Parameter | Condition | Min. | Max. | Units |
|---------------------|------------------------|----------------------------------|--------------------------------------|---------------------|-------|
| I _{OH(AC)} | Switching Current High | $0 < V_{OUT} \le 1.4^{1}$ | -44 | | mA |
| | | $1.4 \le V_{OUT} < 2.4^{1, 2}$ | -44 + (V _{OUT} - 1.4)/0.024 | | mA |
| | | $3.1 < V_{OUT} < V_{CC}^{1, 3}$ | | EQ 1-1 on page 1-11 | |
| | (Test Point) | $V_{OUT} = 3.1^3$ | | -142 | mA |
| I _{OL(AC)} | Switching Current High | $V_{OUT} \ge 2.2^1$ | 95 | | mA |
| | | $2.2 > V_{OUT} > 0.55^{1}$ | V _{OUT} /0.023 | | |
| | | $0.71 > V_{OUT} > 0^{1, 3}$ | | EQ 1-2 on page 1-11 | mA |
| | (Test Point) | $V_{OUT} = 0.71^3$ | | 206 | mA |
| I _{CL} | Low Clamp Current | $-5 < V_{IN} \le -1$ | -25 + (V _{IN} + 1)/0.015 | | mA |
| slew _R | Output Rise Slew Rate | 0.4 V to 2.4 V load ⁴ | 1 | 5 | V/ns |
| slew _F | Output Fall Slew Rate | 2.4 V to 0.4 V load ⁴ | 1 | 5 | V/ns |

Notes:

- 1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.
- 2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.
- 3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



1-10 v3.2

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

n

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

| I _{CC} | V _{CC} | Power |
|-----------------|-----------------|---------|
| 4 mA | 3.6 V | 14.4 mW |

The DC power dissipation is defined in EQ 1-6.

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + \\ (I_{standby}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q_1}) + (r_1 \times f_{q_1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q_2}) + (r_2 \times f_{q_2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EOHV} \times f_{s_1}) + (C_{EOHF} \times f_{s_1}))_{HCLK}] \end{split}$$

EQ 1-8

Definition of Terms Used in Formula

 $m = Number of logic modules switching at <math>f_m$

Number of input buffers switching at f_n

p = Number of output buffers switching at f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

s₁ = Number of clock loads on the dedicated array

C_{EOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

 C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_{EQHV} = Variable capacitance of dedicated array clock

C_{EOHF} = Fixed capacitance of dedicated array clock

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

 f_{q1} = Average first routed array clock rate in MHz

f_{q2} = Average second routed array clock rate in MHz

f_{s1} = Average dedicated array clock rate in MHz

1-16 v3.2

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

| | A545X08 | A54SX16 | A54SX16P | A54SX32 |
|------------------------|---------|---------|----------|---------|
| C _{EQM} (pF) | 4.0 | 4.0 | 4.0 | 4.0 |
| C _{EQI} (pF) | 3.4 | 3.4 | 3.4 | 3.4 |
| C _{EQO} (pF) | 4.7 | 4.7 | 4.7 | 4.7 |
| C _{EQCR} (pF) | 1.6 | 1.6 | 1.6 | 1.6 |
| C _{EQHV} | 0.615 | 0.615 | 0.615 | 0.615 |
| C _{EQHF} | 60 | 96 | 96 | 140 |
| r ₁ (pF) | 87 | 138 | 138 | 171 |
| r ₂ (pF) | 87 | 138 | 138 | 171 |

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

| Description | Power Consumption Guideline |
|---|-----------------------------|
| Logic Modules (m) | 20% of modules |
| Inputs Switching (n) | # inputs/4 |
| Outputs Switching (p) | # outputs/4 |
| First Routed Array Clock Loads (q ₁) | 20% of register cells |
| Second Routed Array Clock Loads (q ₂) | 20% of register cells |
| Load Capacitance (C _L) | 35 pF |
| Average Logic Module Switching Rate (f _m) | f/10 |
| Average Input Switching Rate (f _n) | f/5 |
| Average Output Switching Rate (f _p) | f/10 |
| Average First Routed Array Clock Rate (f _{q1}) | f/2 |
| Average Second Routed Array Clock Rate (f _{q2}) | f/2 |
| Average Dedicated Array Clock Rate (f _{s1}) | f |
| Dedicated Clock Array Clock Loads (s ₁) | 20% of regular modules |

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

AC Power Dissipation

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \ (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \ (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \ (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads



Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

1-22 v3.2

Register Cell Timing Characteristics




Figure 1-17 • Flip-Flops

Timing Characteristics

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

Long Tracks

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

Timing Derating

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

| | (Norse case commercial conditions, t | | Speed | | Speed | '-1' \$ | Speed | 'Std' | Speed | |
|---------------------|--------------------------------------|------|-------|------|-------|---------|-------|-------|-------|-------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| C-Cell Propa | agation Delays ¹ | | | | | | | | | |
| t _{PD} | Internal Array Module | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| Predicted R | outing Delays ² | | | | | | | | | |
| t _{DC} | FO = 1 Routing Delay, Direct Connect | | 0.1 | | 0.1 | | 0.1 | | 0.1 | ns |
| t _{FC} | FO = 1 Routing Delay, Fast Connect | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{RD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |
| R-Cell Timir | ıg | | | | | | | | | |
| t _{RCO} | Sequential Clock-to-Q | | 0.8 | | 1.1 | | 1.2 | | 1.4 | ns |
| t _{CLR} | Asynchronous Clear-to-Q | | 0.5 | | 0.6 | | 0.7 | | 8.0 | ns |
| t _{PRESET} | Asynchronous Preset-to-Q | | 0.7 | | 8.0 | | 0.9 | | 1.0 | ns |
| t _{SUD} | Flip-Flop Data Input Set-Up | 0.5 | | 0.5 | | 0.7 | | 8.0 | | ns |
| t _{HD} | Flip-Flop Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WASYN} | Asynchronous Pulse Width | 1.4 | | 1.6 | | 1.8 | | 2.1 | | ns |
| Input Modu | ile Propagation Delays | | | | | | | | | |
| t _{INYH} | Input Data Pad-to-Y HIGH | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| t _{INYL} | Input Data Pad-to-Y LOW | | 1.5 | | 1.7 | | 1.9 | | 2.2 | ns |
| Predicted In | nput Routing Delays ² | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 0.3 | | 0.4 | | 0.4 | | 0.5 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 0.6 | | 0.7 | | 8.0 | | 0.9 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 8.0 | | 0.9 | | 1.0 | | 1.2 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 1.0 | | 1.2 | | 1.4 | | 1.6 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | ns |
| t _{IRD12} | FO = 12 Routing Delay | | 2.8 | | 3.2 | | 3.7 | | 4.3 | ns |

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

1-26 v3.2

Package Pin Assignments

84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

| 144-Pin TQFP | | | | | |
|--------------|---------------------|----------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function | | |
| 1 | GND | GND | GND | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | | |
| 3 | I/O | 1/0 | I/O | | |
| 4 | I/O | 1/0 | I/O | | |
| 5 | I/O | 1/0 | I/O | | |
| 6 | I/O | 1/0 | 1/0 | | |
| 7 | I/O | 1/0 | I/O | | |
| 8 | I/O | I/O | 1/0 | | |
| 9 | TMS | TMS | TMS | | |
| 10 | V _{CCI} | V_{CCI} | V _{CCI} | | |
| 11 | GND | GND | GND | | |
| 12 | I/O | I/O | 1/0 | | |
| 13 | I/O | 1/0 | I/O | | |
| 14 | I/O | I/O | 1/0 | | |
| 15 | I/O | I/O | 1/0 | | |
| 16 | I/O | I/O | I/O | | |
| 17 | I/O | 1/0 | 1/0 | | |
| 18 | I/O | I/O | 1/0 | | |
| 19 | V_{CCR} | V_{CCR} | V_{CCR} | | |
| 20 | V_{CCA} | V_{CCA} | V_{CCA} | | |
| 21 | I/O | 1/0 | I/O | | |
| 22 | I/O | 1/0 | I/O | | |
| 23 | I/O | 1/0 | I/O | | |
| 24 | I/O | 1/0 | I/O | | |
| 25 | I/O | 1/0 | I/O | | |
| 26 | I/O | 1/0 | I/O | | |
| 27 | I/O | 1/0 | I/O | | |
| 28 | GND | GND | GND | | |
| 29 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 30 | V_{CCA} | V _{CCA} | V _{CCA} | | |
| 31 | I/O | 1/0 | I/O | | |
| 32 | I/O | 1/0 | I/O | | |
| 33 | I/O | I/O | 1/0 | | |
| 34 | I/O | I/O | 1/0 | | |
| 35 | I/O | I/O | I/O | | |
| 36 | GND | GND | GND | | |

| 144-Pin TQFP | | | | | |
|--------------|---------------------|----------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16P Function | A54SX32 Function | | |
| 37 | I/O | 1/0 | I/O | | |
| 38 | I/O | 1/0 | I/O | | |
| 39 | I/O | 1/0 | I/O | | |
| 40 | I/O | 1/0 | I/O | | |
| 41 | I/O | 1/0 | I/O | | |
| 42 | I/O | 1/0 | I/O | | |
| 43 | I/O | 1/0 | I/O | | |
| 44 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 45 | I/O | I/O | I/O | | |
| 46 | I/O | I/O | I/O | | |
| 47 | I/O | I/O | I/O | | |
| 48 | I/O | I/O | I/O | | |
| 49 | I/O | I/O | I/O | | |
| 50 | I/O | 1/0 | I/O | | |
| 51 | I/O | 1/0 | I/O | | |
| 52 | I/O | I/O | I/O | | |
| 53 | I/O | 1/0 | I/O | | |
| 54 | PRB, I/O | PRB, I/O | PRB, I/O | | |
| 55 | I/O | I/O | I/O | | |
| 56 | V_{CCA} | V_{CCA} | V_{CCA} | | |
| 57 | GND | GND | GND | | |
| 58 | V_{CCR} | V_{CCR} | V_{CCR} | | |
| 59 | I/O | 1/0 | I/O | | |
| 60 | HCLK | HCLK | HCLK | | |
| 61 | I/O | I/O | I/O | | |
| 62 | I/O | 1/0 | I/O | | |
| 63 | I/O | 1/0 | I/O | | |
| 64 | I/O | 1/0 | I/O | | |
| 65 | I/O | I/O | I/O | | |
| 66 | I/O | I/O | I/O | | |
| 67 | I/O | I/O | I/O | | |
| 68 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 69 | I/O | I/O | I/O | | |
| 70 | I/O | 1/0 | I/O | | |
| 71 | TDO, I/O | TDO, I/O | TDO, I/O | | |
| 72 | I/O | I/O | I/O | | |
| | | - | | | |

2-8 v3.2

176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-10 v3.2



| 176-Pin TQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 1 | GND | GND | GND | | |
| 2 | TDI, I/O | TDI, I/O | TDI, I/O | | |
| 3 | NC | 1/0 | I/O | | |
| 4 | I/O | 1/0 | I/O | | |
| 5 | I/O | 1/0 | I/O | | |
| 6 | I/O | 1/0 | I/O | | |
| 7 | I/O | 1/0 | I/O | | |
| 8 | I/O | 1/0 | I/O | | |
| 9 | I/O | I/O | I/O | | |
| 10 | TMS | TMS | TMS | | |
| 11 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 12 | NC | I/O | I/O | | |
| 13 | I/O | I/O | I/O | | |
| 14 | I/O | 1/0 | I/O | | |
| 15 | I/O | I/O | I/O | | |
| 16 | I/O | I/O | I/O | | |
| 17 | I/O | I/O | I/O | | |
| 18 | I/O | I/O | I/O | | |
| 19 | I/O | I/O | I/O | | |
| 20 | I/O | 1/0 | I/O | | |
| 21 | GND | GND | GND | | |
| 22 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 23 | GND | GND | GND | | |
| 24 | I/O | I/O | I/O | | |
| 25 | I/O | I/O | I/O | | |
| 26 | I/O | I/O | I/O | | |
| 27 | I/O | I/O | I/O | | |
| 28 | I/O | I/O | I/O | | |
| 29 | I/O | I/O | I/O | | |
| 30 | I/O | I/O | I/O | | |
| 31 | I/O | I/O | I/O | | |
| 32 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 33 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 34 | I/O | 1/0 | 1/0 | | |

| 176-Pin TQFP | | | | | |
|--------------|---------------------|----------------------------------|---------------------|--|--|
| Pin Number | A54SX08 Function | A54SX16, A54SX16P Function | A54SX32 Function | | |
| 35 | I/O | 1/0 | 1/0 | | |
| 36 | I/O | I/O | 1/0 | | |
| 37 | I/O | 1/0 | I/O | | |
| 38 | I/O | I/O | 1/0 | | |
| 39 | I/O | I/O | 1/0 | | |
| 40 | NC | I/O | 1/0 | | |
| 41 | I/O | I/O | 1/0 | | |
| 42 | NC | I/O | I/O | | |
| 43 | I/O | I/O | 1/0 | | |
| 44 | GND | GND | GND | | |
| 45 | I/O | I/O | 1/0 | | |
| 46 | I/O | I/O | 1/0 | | |
| 47 | I/O | I/O | 1/0 | | |
| 48 | I/O | I/O | I/O | | |
| 49 | I/O | I/O | I/O | | |
| 50 | I/O | I/O | 1/0 | | |
| 51 | I/O | 1/0 | 1/0 | | |
| 52 | V _{CCI} | V _{CCI} | V _{CCI} | | |
| 53 | I/O | 1/0 | 1/0 | | |
| 54 | NC | 1/0 | 1/0 | | |
| 55 | I/O | 1/0 | 1/0 | | |
| 56 | I/O | 1/0 | 1/0 | | |
| 57 | NC | 1/0 | 1/0 | | |
| 58 | I/O | 1/0 | 1/0 | | |
| 59 | I/O | 1/0 | 1/0 | | |
| 60 | I/O | 1/0 | 1/0 | | |
| 61 | 1/0 | 1/0 | 1/0 | | |
| 62 | 1/0 | 1/0 | I/O | | |
| 63 | 1/0 | I/O | 1/0 | | |
| 64 | PRB, I/O | PRB, I/O | PRB, I/O | | |
| 65 | GND | GND | GND | | |
| 66 | V _{CCA} | V _{CCA} | V _{CCA} | | |
| 67 | V_{CCR} | V_{CCR} | V_{CCR} | | |
| 68 | I/O | 1/0 | I/O | | |

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



| 329-Pin PBGA | |
|--------------|------------------|
| Pin | A54SX32 |
| Number | Function |
| D3 | I/O |
| D4 | TCK, I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | I/O |
| D9 | I/O |
| D10 | I/O |
| D11 | V _{CCA} |
| D12 | V_{CCR} |
| D13 | I/O |
| D14 | I/O |
| D15 | I/O |
| D16 | I/O |
| D17 | I/O |
| D18 | I/O |
| D19 | I/O |
| D20 | I/O |
| D21 | I/O |
| D22 | I/O |
| D23 | I/O |
| E1 | V _{CCI} |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E20 | I/O |
| E21 | I/O |
| E22 | I/O |
| E23 | I/O |
| F1 | I/O |
| F2 | TMS |
| F3 | I/O |
| F4 | I/O |
| F20 | I/O |
| F21 | I/O |

| 329-Pin PBGA | |
|--------------|------------------|
| Pin | A54SX32 |
| Number | Function |
| F22 | 1/0 |
| F23 | 1/0 |
| G1 | I/O |
| G2 | I/O |
| G3 | I/O |
| G4 | 1/0 |
| G20 | 1/0 |
| G21 | 1/0 |
| G22 | 1/0 |
| G23 | GND |
| H1 | 1/0 |
| H2 | 1/0 |
| Н3 | 1/0 |
| H4 | 1/0 |
| H20 | V _{CCA} |
| H21 | 1/0 |
| H22 | 1/0 |
| H23 | 1/0 |
| J1 | NC |
| J2 | I/O |
| J3 | 1/0 |
| J4 | I/O |
| J20 | 1/0 |
| J21 | 1/0 |
| J22 | I/O |
| J23 | 1/0 |
| K1 | I/O |
| K2 | I/O |
| K3 | 1/0 |
| K4 | I/O |
| K10 | GND |
| K11 | GND |
| K12 | GND |
| K13 | GND |
| 1/4 4 | CNID |

K14

GND

| 329-Pin PBGA | |
|--------------|------------------|
| Pin A54SX32 | |
| Number | Function |
| K20 | 1/0 |
| K21 | 1/0 |
| K22 | I/O |
| K23 | I/O |
| L1 | I/O |
| L2 | I/O |
| L3 | I/O |
| L4 | V_{CCR} |
| L10 | GND |
| L11 | GND |
| L12 | GND |
| L13 | GND |
| L14 | GND |
| L20 | V_{CCR} |
| L21 | 1/0 |
| L22 | I/O |
| L23 | NC |
| M1 | I/O |
| M2 | I/O |
| M3 | I/O |
| M4 | V_{CCA} |
| M10 | GND |
| M11 | GND |
| M12 | GND |
| M13 | GND |
| M14 | GND |
| M20 | V_{CCA} |
| M21 | I/O |
| M22 | I/O |
| M23 | V _{CCI} |
| N1 | I/O |
| N2 | I/O |
| N3 | I/O |
| N4 | I/O |
| N10 | GND |

| 329-Pin PBGA | |
|---------------|---------------------|
| Pin Number | A54SX32 Function |
| N11 | GND |
| N12 | GND |
| N13 | GND |
| N14 | GND |
| N20 | NC |
| N21 | I/O |
| N22 | I/O |
| N23 | I/O |
| P1 | I/O |
| P2 | I/O |
| Р3 | I/O |
| P4 | I/O |
| P10 | GND |
| P11 | GND |
| P12 | GND |
| P13 | GND |
| P14 | GND |
| P20 | 1/0 |
| P21 | 1/0 |
| P22 | I/O |
| P23 | I/O |
| R1 | I/O |
| R2 | I/O |
| R3 | 1/0 |
| R4 | I/O |
| R20 | I/O |
| R21 | I/O |
| R22 | I/O |
| R23 | I/O |
| T1 | I/O |
| T2 | I/O |
| T3 | I/O |
| T4 | I/O |
| T20 | I/O |
| T21 | I/O |

| 144-Pin FBGA | |
|---------------|---------------------|
| Pin Number | A54SX08 Function |
| A1 | I/O |
| A2 | I/O |
| А3 | I/O |
| A4 | I/O |
| A5 | V_{CCA} |
| A6 | GND |
| A7 | CLKA |
| A8 | I/O |
| A9 | I/O |
| A10 | I/O |
| A11 | I/O |
| A12 | I/O |
| B1 | I/O |
| B2 | GND |
| В3 | I/O |
| B4 | I/O |
| B5 | I/O |
| В6 | I/O |
| В7 | CLKB |
| B8 | I/O |
| B9 | I/O |
| B10 | 1/0 |
| B11 | GND |
| B12 | I/O |
| C1 | I/O |
| C2 | I/O |
| C3 | TCK, I/O |
| C4 | I/O |
| C5 | I/O |
| C6 | PRA, I/O |
| C7 | I/O |
| C8 | I/O |
| C9 | I/O |
| C10 | I/O |
| C11 | I/O |
| C12 | I/O |
| | |

| 144-Pin FBGA | |
|---------------|---------------------|
| Pin Number | A545X08 Function |
| D1 | I/O |
| D2 | V _{CCI} |
| D3 | TDI, I/O |
| D4 | I/O |
| D5 | I/O |
| D6 | I/O |
| D7 | I/O |
| D8 | 1/0 |
| D9 | 1/0 |
| D10 | 1/0 |
| D11 | I/O |
| D12 | I/O |
| E1 | I/O |
| E2 | I/O |
| E3 | I/O |
| E4 | I/O |
| E5 | TMS |
| E6 | V _{CCI} |
| E7 | V _{CCI} |
| E8 | V _{CCI} |
| E9 | V_{CCA} |
| E10 | 1/0 |
| E11 | GND |
| E12 | 1/0 |
| F1 | 1/0 |
| F2 | 1/0 |
| F3 | V_{CCR} |
| F4 | 1/0 |
| F5 | GND |
| F6 | GND |
| F7 | GND |
| F8 | V _{CCI} |
| F9 | I/O |
| F10 | GND |
| F11 | 1/0 |
| F12 | 1/0 |

| 144-Pin FBGA | |
|---------------|---|
| Pin Number | A54SX08 Function |
| G1 | I/O |
| G2 | GND |
| G3 | I/O |
| G4 | I/O |
| G5 | GND |
| G6 | GND |
| G7 | GND |
| G8 | V _{CCI} |
| G9 | I/O |
| G10 | I/O |
| G11 | I/O |
| G12 | I/O |
| H1 | I/O |
| H2 | I/O |
| Н3 | I/O |
| H4 | I/O |
| H5 | V _{CCA} V _{CCA} V _{CCI} V _{CCI} |
| H6 | V_{CCA} |
| H7 | V _{CCI} |
| Н8 | V _{CCI} |
| H9 | V _{CCA} |
| H10 | 1/0 |
| H11 | 1/0 |
| H12 | V_{CCR} |
| J1 | 1/0 |
| J2 | I/O |
| J3 | I/O |
| J4 | I/O |
| J5 | 1/0 |
| J6 | PRB, I/O |
| J7 | I/O |
| J8 | I/O |
| J9 | I/O |
| J10 | I/O |
| J11 | I/O |
| J12 | V_{CCA} |

| 144-Pin FBGA | |
|---------------|---------------------|
| Pin Number | A54SX08 Function |
| K1 | I/O |
| K2 | I/O |
| K3 | I/O |
| K4 | I/O |
| K5 | I/O |
| K6 | I/O |
| K7 | GND |
| K8 | I/O |
| К9 | I/O |
| K10 | GND |
| K11 | I/O |
| K12 | I/O |
| L1 | GND |
| L2 | I/O |
| L3 | I/O |
| L4 | I/O |
| L5 | I/O |
| L6 | I/O |
| L7 | HCLK |
| L8 | I/O |
| L9 | I/O |
| L10 | 1/0 |
| L11 | 1/0 |
| L12 | I/O |
| M1 | I/O |
| M2 | 1/0 |
| M3 | I/O |
| M4 | I/O |
| M5 | 1/0 |
| M6 | 1/0 |
| M7 | V_{CCA} |
| M8 | I/O |
| M9 | I/O |
| M10 | I/O |
| M11 | TDO, I/O |
| M12 | I/O |

2-24 v3.2

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488