

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.


Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	·
Total RAM Bits	
Number of I/O	203
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	256-BFCQFP Exposed Pad and Tie Bar
Supplier Device Package	256-CQFP (75x75)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32-cq256m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Ordering Information



Plastic Device Resources

User I/Os (including clock buffers)								
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	-	_	111
A54SX16	-	81	175	-	147	-	-	-
A54SX16P	-	81	175	113	147	-	-	-
A54SX32	_	_	174	113	147	249	249	-

Note: Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset, and clock enable (using the S0 and S1 lines) control signals (Figure 1-2). The R-cell registers feature programmable clock polarity selectable on a register-by-register basis. This provides additional

flexibility while allowing mapping of synthesized functions into the SX FPGA. The clock source for the R-cell can be chosen from either the hardwired clock or the routed clock.




Figure 1-1 • SX Family Interconnect Elements




Figure 1-2 • R-Cell

The C-cell implements a range of combinatorial functions up to 5-inputs (Figure 1-3 on page 1-3). Inclusion of the DB input and its associated inverter function dramatically increases the number of combinatorial functions that can be implemented in a single module from 800 options in previous architectures to more than 4,000 in the SX architecture. An example of the improved flexibility enabled by the inversion capability is the ability to integrate a 3-input exclusive-OR function into a single C-cell. This facilitates construction of 9-bit parity-tree functions with 2 ns propagation delays. At the same time, the C-cell structure is extremely synthesis friendly, simplifying the overall design and reducing synthesis time.

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • **DirectConnect and FastConnect for Type 2 SuperClusters**



DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring Rcell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Denter		V	V		Maniana Outrat Daire
Device	V _{CCA}	V _{CCI}	V _{CCR}	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	–55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V _{CC}
5.0 V Power Supply Tolerance	±5	±10	±10	%V _{CC}

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Table 1-5Electrical Specifications

		Comme	ercial	Indus	trial	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
V _{OH}	$(I_{OH} = -20 \ \mu A) \ (CMOS)$ $(I_{OH} = -8 \ mA) \ (TTL)$	(V _{CCI} – 0.1) 2.4	V _{CCI} V _{CCI}	(V _{CCI} – 0.1)	V _{CCI}	V
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	V _{CCI}	
V _{OL}	(I _{OL} = 20 μA) (CMOS)		0.10			V
	$(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$		0.50			
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50	
V _{IL}			0.8		0.8	V
V _{IH}		2.0		2.0		V
t _R , t _F	Input Transition Time t _R , t _F		50		50	ns
C _{IO}	C _{IO} I/O Capacitance		10		10	pF
I _{CC}	Standby Current, I _{CC}		4.0		4.0	mA
I _{CC(D)}	I _{CC(D)} I _{Dynamic} V _{CC} Supply Current	See "	'Evaluating F	ower in SX Device	es" on page 1	-16.

A54SX16P AC Specifications for (PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
I _{OH(AC)}	Switching Current High	$0 < V_{OUT} \le 1.4^{1}$	-44		mA
		$1.4 \le V_{OUT} < 2.4^{1, 2}$	-44 + (V _{OUT} - 1.4)/0.024		mA
		$3.1 < V_{OUT} < V_{CC}^{1, 3}$		EQ 1-1 on page 1-11	
	(Test Point)	$V_{OUT} = 3.1^{3}$		-142	mA
I _{OL(AC)}	Switching Current High	$V_{OUT} \ge 2.2^{1}$	95		mA
		$2.2 > V_{OUT} > 0.55^{1}$	V _{OUT} /0.023		
		$0.71 > V_{OUT} > 0^{1, 3}$		EQ 1-2 on page 1-11	mA
	(Test Point)	$V_{OUT} = 0.71^{3}$		206	mA
I _{CL}	Low Clamp Current	$-5 < V_{IN} \leq -1$	-25 + (V _{IN} + 1)/0.015		mA
slew _R	Output Rise Slew Rate	0.4 V to 2.4 V load ⁴	1	5	V/ns
slew _F	Output Fall Slew Rate	2.4 V to 0.4 V load ⁴	1	5	V/ns

Table 1-7 A54SX16P AC Specifications for (PCI Operation)


Notes:

1. Refer to the V/I curves in Figure 1-9 on page 1-11. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half-size output drivers may be used on these signals. This specification does not apply to CLK and RST#, which are system outputs. "Switching Current High" specifications are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD#, which are open drain outputs.

2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DC drive point rather than toward the voltage rail (as is done in the pull-down curve). This difference is intended to allow for an optional N-channel pull-up.

3. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (A and B) are provided with the respective diagrams in Figure 1-9 on page 1-11. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.

4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is now required (the maximum is no longer simply a guideline). Since adherence to the maximum slew rate was not required prior to revision 2.1 of the specification, there may be components in the market for some time that have faster edge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than this specification could occur, and should ensure that signal integrity modeling accounts for this. Rise slew rate does not apply to open drain outputs.



A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
V _{CCA}	Supply Voltage for Array		3.0	3.6	V
V _{CCR}	Supply Voltage required for Internal Biasing		3.0	3.6	V
V _{CCI}	Supply Voltage for I/Os		3.0	3.6	V
V_{IH}	Input High Voltage		0.5V _{CC}	$V_{CC} + 0.5$	V
V _{IL}	Input Low Voltage		-0.5	0.3V _{CC}	V
I _{IPU}	Input Pull-up Voltage ¹		0.7V _{CC}		V
IIL	Input Leakage Current ²	$0 < V_{IN} < V_{CC}$		±10	μA
V _{OH}	Output High Voltage	I _{OUT} = –500 μA	0.9V _{CC}		V
V _{OL}	Output Low Voltage	I _{OUT} = 1500 μA		0.1V _{CC}	V
C _{IN}	Input Pin Capacitance ³			10	pF
C _{CLK}	CLK Pin Capacitance		5	12	pF
C _{IDSEL}	IDSEL Pin Capacitance ⁴			8	pF

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Notes:

1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.

2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).

4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

Table 1-15 • Package Thermal Characteristics

Package Type	Pin Count	θ _{jc}	θ _{ja} Still Air	$^{ heta_{ja}}$ 300 ft/min.	Units
Plastic Leaded Chip Carrier (PLCC)	84	12	32	22	°C/W
Thin Quad Flat Pack (TQFP)	144	11	32	24	°C/W
Thin Quad Flat Pack (TQFP)	176	11	28	21	°C/W
Very Thin Quad Flatpack (VQFP)	100	10	38	32	°C/W
Plastic Quad Flat Pack (PQFP) without Heat Spreader	208	8	30	23	°C/W
Plastic Quad Flat Pack (PQFP) with Heat Spreader	208	3.8	20	17	°C/W
Plastic Ball Grid Array (PBGA)	272	3	20	14.5	°C/W
Plastic Ball Grid Array (PBGA)	313	3	23	17	°C/W
Plastic Ball Grid Array (PBGA)	329	3	18	13.5	°C/W
Fine Pitch Ball Grid Array (FBGA)	144	3.8	38.8	26.7	°C/W

Note: SX08 does not have a heat spreader.

Table 1-16 • Temperature and Voltage Derating Factors*

	Junction Temperature						
V _{CCA}	-55	-40	0	25	70	85	125
3.0	0.75	0.78	0.87	0.89	1.00	1.04	1.16
3.3	0.70	0.73	0.82	0.83	0.93	0.97	1.08
3.6	0.66	0.69	0.77	0.78	0.87	0.92	1.02

Note: *Normalized to worst-case commercial, $T_J = 70^{\circ}$ C, $V_{CCA} = 3.0 V$

Table 1-18 A54SX16 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V	/ _{CCR} = 4.75 V, V _{CC}	_{CA} ,V _{CCI} = 3.0 V, T _J = 70°C)
--------------------------------------	--	---

		'-3' :	Speed	'-2' :	Speed	'-1' :	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{rckh}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Notes:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

(Worst-Case Commercial Conditions,	$V_{CCR} = 4.75 V, V_{CC}$	_{CA} ,V _{CCI} = 3.0 V, T _J = 70°C)
------------------------------------	----------------------------	---

		'-3' :	Speed	'-2' !	Speed	'-1' :	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.2		1.4		1.5		1.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.2		1.4		1.6		1.9	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.2		0.2		0.3		0.3	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.6		1.8		2.1		2.5	ns
t _{RCKL}	Input HIGH to LOW (Light Load) (pad to R-Cell input)		1.8		2.0		2.3		2.7	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.8		2.1		2.5		2.8	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.8		2.1		2.4		2.8	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.0		2.2		2.5		3.0	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.5		0.5		0.5		0.7	ns
t _{RCKSW}	Maximum Skew (50% load)		0.5		0.6		0.7		0.8	ns
t _{RCKSW}	Maximum Skew (100% load)		0.5		0.6		0.7		0.8	ns
TTL Output	Module Timing									
t _{DLH}	Data-to-Pad LOW to HIGH		2.4		2.8		3.1		3.7	ns
t _{DHL}	Data-to-Pad HIGH to LOW		2.3		2.9		3.2		3.8	ns
t _{ENZL}	Enable-to-Pad, Z to L		3.0		3.4		3.9		4.6	ns
t _{ENZH}	Enable-to-Pad, Z to H		3.3		3.8		4.3		5.0	ns
t _{ENLZ}	Enable-to-Pad, L to Z		2.3		2.7		3.0		3.5	ns
t _{ENHZ}	Enable-to-Pad, H to Z		2.8		3.2		3.7		4.3	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 10 pF loading.

A54SX32 Timing Characteristics

Table 1-20 • A54SX32 Timing Characteristics

(Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA} , V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	'-3' Speed		Speed	'-1' 9	5peed	oeed 'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Prop	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		0.8		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t _{RD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{RD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{RD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns
R-Cell Timi	ng									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.3		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		0.8	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		0.8		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.6		0.7		0.8		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	le Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted I	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.7		0.8		0.9		1.0	ns
t _{IRD3}	FO = 3 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD4}	FO = 4 Routing Delay		1.4		1.6		1.8		2.1	ns
t _{IRD8}	FO = 8 Routing Delay		2.7		3.1		3.5		4.1	ns
t _{IRD12}	FO = 12 Routing Delay		4.0		4.7		5.3		6.2	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Table 1-20 • A54SX32 Timing Characteristics (Continued)

(Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' \$	Speed	'–2' Speed '–1' Spe			Speed	'Std' Speed		
Parameter	Description	Min.	Max.	Min.	Max.	Min. Max. Min. Max			Max.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.3		0.4		0.4		0.5	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency	350			320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{rckh}	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)	2.4			2.7		3.1		3.6	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t _{RCKSW}	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t _{RCKSW}	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output	Module Timing ³									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{enhz}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Note:

1. For dual-module macros, use $t_{PD} + t_{RD1} + t_{PDn}$, $t_{RCO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

Pin Description

CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A545X72A, these clocks can be configured as bidirectional.)

GND Ground

LOW supply voltage.

HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

NC No Connection

This pin is not connected to circuitry within the device.

PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

PRB, I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

V_{CCA} Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

V_{CCR} Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

	A	cte	el °
54SX Fa	mily I	FPGAs	

	208-Pi	n PQFP		208-Pin PQFP						
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
73	NC	I/O	I/O	109	I/O	I/O	I/O			
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	NC	I/O	I/O	111	I/O	I/O	I/O			
76	PRB, I/O	PRB, I/O	PRB, I/O	112	I/O	I/O	I/O			
77	GND	GND	GND	113	I/O	I/O	I/O			
78	V _{CCA}	V _{CCA}	V _{CCA}	114	V _{CCA}	V _{CCA}	V _{CCA}			
79	GND	GND	GND	115	V _{CCI}	V _{CCI}	V _{CCI}			
80	V _{CCR}	V _{CCR}	V _{CCR}	116	NC	I/O	I/O			
81	I/O	I/O	I/O	117	I/O	I/O	I/O			
82	HCLK	HCLK	HCLK	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	NC	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	NC	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	NC	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	NC	I/O	I/O	124	I/O	I/O	I/O			
89	I/O	I/O	I/O	125	NC	I/O	I/O			
90	I/O	I/O	I/O	126	I/O	I/O	I/O			
91	NC	I/O	I/O	127	I/O	I/O	I/O			
92	I/O	I/O	I/O	128	I/O	I/O	I/O			
93	I/O	I/O	I/O	129	GND	GND	GND			
94	NC	I/O	I/O	130	V _{CCA}	V _{CCA}	V _{CCA}			
95	I/O	I/O	I/O	131	GND	GND	GND			
96	I/O	I/O	I/O	132	V _{CCR}	V _{CCR}	V _{CCR}			
97	NC	I/O	I/O	133	I/O	I/O	I/O			
98	V _{CCI}	V _{CCI}	V _{CCI}	134	I/O	I/O	I/O			
99	I/O	I/O	I/O	135	NC	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	I/O	I/O	I/O	137	I/O	I/O	I/O			
102	I/O	I/O	I/O	138	NC	I/O	I/O			
103	TDO, I/O	TDO, I/O	TDO, I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	I/O	I/O	I/O			
105	GND	GND	GND	141	NC	I/O	I/O			
106	NC	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	NC	I/O	I/O			
108	NC	I/O	I/O	144	I/O	I/O	I/O			

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).



144-Pin TQFP




Figure 2-3 • 144-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



	144-Pi	n TQFP		144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function	Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
73	GND	GND	GND	109	GND	GND	GND			
74	I/O	I/O	I/O	110	I/O	I/O	I/O			
75	I/O	I/O	I/O	111	I/O	I/O	I/O			
76	I/O	I/O	I/O	112	I/O	I/O	I/O			
77	I/O	I/O	I/O	113	I/O	I/O	I/O			
78	I/O	I/O	I/O	114	I/O	I/O	I/O			
79	V _{CCA}	V _{CCA}	V _{CCA}	115	V _{CCI}	V _{CCI}	V _{CCI}			
80	V _{CCI}	V _{CCI}	V _{CCI}	116	I/O	I/O	I/O			
81	GND	GND	GND	117	I/O	I/O	I/O			
82	I/O	I/O	I/O	118	I/O	I/O	I/O			
83	I/O	I/O	I/O	119	I/O	I/O	I/O			
84	I/O	I/O	I/O	120	I/O	I/O	I/O			
85	I/O	I/O	I/O	121	I/O	I/O	I/O			
86	I/O	I/O	I/O	122	I/O	I/O	I/O			
87	I/O	I/O	I/O	123	I/O	I/O	I/O			
88	I/O	I/O	I/O	124	I/O	I/O	I/O			
89	V _{CCA}	V _{CCA}	V _{CCA}	125	CLKA	CLKA	CLKA			
90	V _{CCR}	V _{CCR}	V _{CCR}	126	CLKB	CLKB	CLKB			
91	I/O	I/O	I/O	127	V _{CCR}	V _{CCR}	V _{CCR}			
92	I/O	I/O	I/O	128	GND	GND	GND			
93	I/O	I/O	I/O	129	V _{CCA}	V _{CCA}	V _{CCA}			
94	I/O	I/O	I/O	130	I/O	I/O	I/O			
95	I/O	I/O	I/O	131	PRA, I/O	PRA, I/O	PRA, I/O			
96	I/O	I/O	I/O	132	I/O	I/O	I/O			
97	I/O	I/O	I/O	133	I/O	I/O	I/O			
98	V _{CCA}	V _{CCA}	V _{CCA}	134	I/O	I/O	I/O			
99	GND	GND	GND	135	I/O	I/O	I/O			
100	I/O	I/O	I/O	136	I/O	I/O	I/O			
101	GND	GND	GND	137	I/O	I/O	I/O			
102	V _{CCI}	V _{CCI}	V _{CCI}	138	I/O	I/O	I/O			
103	I/O	I/O	I/O	139	I/O	I/O	I/O			
104	I/O	I/O	I/O	140	V _{CCI}	V _{CCI}	V _{CCI}			
105	I/O	I/O	I/O	141	I/O	I/O	I/O			
106	I/O	I/O	I/O	142	I/O	I/O	I/O			
107	I/O	I/O	I/O	143	I/O	I/O	I/O			
108	I/O	I/O	I/O	144	TCK, I/O	TCK, I/O	TCK, I/O			

176-Pin TQFP




Figure 2-4 • 176-Pin TQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.



329-Pi	n PBGA	329-Pi	n PBGA	329-Pi	n PBGA	329-Pi	329-Pin PBGA		
Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function	Pin Number	A54SX32 Function		
D3	I/O	F22	I/O	K20	I/O	N11	GND		
D4	TCK, I/O	F23	I/O	K21	I/O	N12	GND		
D5	I/O	G1	I/O	K22	I/O	N13	GND		
D6	I/O	G2	I/O	K23	I/O	N14	GND		
D7	I/O	G3	I/O	L1	I/O	N20	NC		
D8	I/O	G4	I/O	L2	I/O	N21	I/O		
D9	I/O	G20	I/O	L3	I/O	N22	I/O		
D10	I/O	G21	I/O	L4	V _{CCR}	N23	I/O		
D11	V _{CCA}	G22	I/O	L10	GND	P1	I/O		
D12	V _{CCR}	G23	GND	L11	GND	P2	I/O		
D13	I/O	H1	I/O	L12	GND	Р3	I/O		
D14	I/O	H2	I/O	L13	GND	P4	I/O		
D15	I/O	H3	I/O	L14	GND	P10	GND		
D16	I/O	H4	I/O	L20	V _{CCR}	P11	GND		
D17	I/O	H20	V _{CCA}	L21	I/O	P12	GND		
D18	I/O	H21	I/O	L22	I/O	P13	GND		
D19	I/O	H22	I/O	L23	NC	P14	GND		
D20	I/O	H23	I/O	M1	I/O	P20	I/O		
D21	I/O	J1	NC	M2	I/O	P21	I/O		
D22	I/O	J2	I/O	M3	I/O	P22	I/O		
D23	I/O	J3	I/O	M4	V _{CCA}	P23	I/O		
E1	V _{CCI}	J4	I/O	M10	GND	R1	I/O		
E2	I/O	J20	I/O	M11	GND	R2	I/O		
E3	I/O	J21	I/O	M12	GND	R3	I/O		
E4	I/O	J22	I/O	M13	GND	R4	I/O		
E20	I/O	J23	I/O	M14	GND	R20	I/O		
E21	I/O	K1	I/O	M20	V _{CCA}	R21	I/O		
E22	I/O	K2	I/O	M21	I/O	R22	I/O		
E23	I/O	К3	I/O	M22	I/O	R23	I/O		
F1	I/O	K4	I/O	M23	V _{CCI}	T1	I/O		
F2	TMS	K10	GND	N1	I/O	T2	I/O		
F3	I/O	K11	GND	N2	I/O	T3	I/O		
F4	I/O	K12	GND	N3	I/O	T4	I/O		
F20	I/O	K13	GND	N4	I/O	T20	I/O		
F21	I/O	K14	GND	N10	GND	T21	I/O		

144-Pi	n FBGA	144-Pi	n FBGA	144-Pi	n FBGA	144-Pin FBGA		
Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	Pin Number	A54SX08 Function	
A1	I/O	D1	I/O	G1	I/O	K1	I/O	
A2	I/O	D2	V _{CCI}	G2	GND	K2	I/O	
A3	I/O	D3	TDI, I/O	G3	I/O	К3	I/O	
A4	I/O	D4	I/O	G4	I/O	К4	I/O	
A5	V _{CCA}	D5	I/O	G5	GND	K5	I/O	
A6	GND	D6	I/O	G6	GND	К6	I/O	
A7	CLKA	D7	I/O	G7	GND	К7	GND	
A8	I/O	D8	I/O	G8	V _{CCI}	K8	I/O	
A9	I/O	D9	I/O	G9	I/O	К9	I/O	
A10	I/O	D10	I/O	G10	I/O	K10	GND	
A11	I/O	D11	I/O	G11	I/O	K11	I/O	
A12	I/O	D12	I/O	G12	I/O	K12	I/O	
B1	I/O	E1	I/O	H1	I/O	L1	GND	
B2	GND	E2	I/O	H2	I/O	L2	I/O	
B3	I/O	E3	I/O	H3	I/O	L3	I/O	
B4	I/O	E4	I/O	H4	I/O	L4	I/O	
B5	I/O	E5	TMS	H5	V _{CCA}	L5	I/O	
B6	I/O	E6	V _{CCI}	H6	V _{CCA}	L6	I/O	
B7	CLKB	E7	V _{CCI}	H7	V _{CCI}	L7	HCLK	
B8	I/O	E8	V _{CCI}	H8	V _{CCI}	L8	I/O	
B9	I/O	E9	V _{CCA}	H9	V _{CCA}	L9	I/O	
B10	I/O	E10	I/O	H10	I/O	L10	I/O	
B11	GND	E11	GND	H11	I/O	L11	I/O	
B12	I/O	E12	I/O	H12	V _{CCR}	L12	I/O	
C1	I/O	F1	I/O	J1	I/O	M1	I/O	
C2	I/O	F2	I/O	J2	I/O	M2	I/O	
C3	TCK, I/O	F3	V _{CCR}	J3	I/O	M3	I/O	
C4	I/O	F4	I/O	J4	I/O	M4	I/O	
C5	I/O	F5	GND	J5	I/O	M5	I/O	
C6	PRA, I/O	F6	GND	J6	PRB, I/O	M6	I/O	
C7	I/O	F7	GND	J7	I/O	M7	V _{CCA}	
C8	I/O	F8	V _{CCI}	J8	I/O	M8	I/O	
С9	I/O	F9	1/0	J9	I/O	M9	I/O	
C10	I/O	F10	GND	J10	I/O	M10	I/O	
C11	I/O	F11	I/O	J11	I/O	M11	TDO, I/O	
C12	I/O	F12	I/O	J12	V _{CCA}	M12	I/O	