



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32-tq176

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Chip Architecture

The SX family chip architecture provides a unique approach to module organization and chip routing that delivers the best register/logic mix for a wide variety of new and emerging applications.

Module Organization

Actel has arranged all C-cell and R-cell logic modules into horizontal banks called *clusters*. There are two types of *clusters*: Type 1 contains two C-cells and one R-cell, while Type 2 contains one C-cell and two R-cells.

To increase design efficiency and device performance, Actel has further organized these modules into *SuperClusters* (Figure 1-4). SuperCluster 1 is a two-wide grouping of Type 1 clusters. SuperCluster 2 is a two-wide group containing one Type 1 cluster and one Type 2 cluster. SX devices feature more SuperCluster 1 modules than SuperCluster 2 modules because designers typically require significantly more combinatorial logic than flip-flops.




Figure 1-3 • C-Cell




Figure 1-4 • Cluster Organization

Boundary Scan Testing (BST)

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of $10~\mathrm{k}\Omega$. TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

Table 1-2 ● **Boundary Scan Pin Functionality**

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)		
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.		
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k Ω on TMS.		

Dedicated Test Mode

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

Development Tool Support

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity[®], ViewDraw[®] for Actel from Mentor Graphics[®], ModelSim[®] HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys[®], and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

Probe Circuit Control Pins

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

Design Considerations

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2




Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V_{CCA}^2	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
V _I	Input Voltage	-0.5 to + 5.5	V
V _O	Output Voltage	-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	−30 to + 5.0	mA
T _{STG}	Storage Temperature	–65 to +150	°C

Notes

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.



EQ 1-2

Figure 1-9 shows the 5.0 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-9 • 5.0 V PCI Curve for A54SX16P Device

$$I_{OH} = 11.9 \times (V_{OUT} - 5.25) \times (V_{OUT} + 2.45)$$

$$I_{OL} = 78.5 \times V_{OUT} \times (4.4 - V_{OUT})$$
for $V_{CC} > V_{OUT} > 3.1 \text{ V}$

$$EQ 1-1$$

Table 1-13 shows capacitance values for various devices.

Table 1-13 • Capacitance Values for Devices

	A545X08	A54SX16	A54SX16P	A54SX32
C _{EQM} (pF)	4.0	4.0	4.0	4.0
C _{EQI} (pF)	3.4	3.4	3.4	3.4
C _{EQO} (pF)	4.7	4.7	4.7	4.7
C _{EQCR} (pF)	1.6	1.6	1.6	1.6
C _{EQHV}	0.615	0.615	0.615	0.615
C _{EQHF}	60	96	96	140
r ₁ (pF)	87	138	138	171
r ₂ (pF)	87	138	138	171

Guidelines for Calculating Power Consumption

The power consumption guidelines are meant to represent worst-case scenarios so that they can be generally used to predict the upper limits of power dissipation. These guidelines are shown in Table 1-14.

Sample Power Calculation

One of the designs used to characterize the SX family was a 528 bit serial-in, serial-out shift register. The design utilized 100 percent of the dedicated flip-flops of an A54SX16P device. A pattern of 0101... was clocked into the device at frequencies ranging from 1 MHz to 200 MHz. Shifting in a series of 0101... caused 50 percent of the flip-flops to toggle from low to high at every clock cycle.

Table 1-14 • Power Consumption Guidelines

Description	Power Consumption Guideline
Logic Modules (m)	20% of modules
Inputs Switching (n)	# inputs/4
Outputs Switching (p)	# outputs/4
First Routed Array Clock Loads (q ₁)	20% of register cells
Second Routed Array Clock Loads (q ₂)	20% of register cells
Load Capacitance (C _L)	35 pF
Average Logic Module Switching Rate (f _m)	f/10
Average Input Switching Rate (f _n)	f/5
Average Output Switching Rate (f _p)	f/10
Average First Routed Array Clock Rate (f _{q1})	f/2
Average Second Routed Array Clock Rate (f _{q2})	f/2
Average Dedicated Array Clock Rate (f _{s1})	f
Dedicated Clock Array Clock Loads (s ₁)	20% of regular modules

EQ 1-9

Follow the steps below to estimate power consumption. The values provided for the sample calculation below are for the shift register design above. This method for estimating power consumption is conservative and the actual power consumption of your design may be less than the estimated power consumption.

The total power dissipation for the SX family is the sum of the AC power dissipation and the DC power dissipation.

$$P_{Total} = P_{AC}$$
 (dynamic power) + P_{DC} (static power)

AC Power Dissipation

EQ 1-10

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \ (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1}))_{RCLKA} + \\ (0.5 \ (q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2}))_{RCLKB} + \\ (0.5 \ (s_1 \times C_{EOHV} \times f_{s1}) + (C_{EOHF} \times f_{s1}))_{HCLK}] \end{split}$$

EQ 1-11



Figure 1-11 shows the characterized power dissipation numbers for the shift register design using frequencies ranging from 1 MHz to 200 MHz.




Figure 1-11 • Power Dissipation

Junction Temperature (T_J)

The temperature that you select in Designer Series software is the junction temperature, not ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. Use the equation below to calculate junction temperature.

Junction Temperature = $\Delta T + T_a$

EQ 1-13

Where:

T_a = Ambient Temperature

 ΔT = Temperature gradient between junction (silicon) and ambient

 $\Delta T = \theta_{ja} \times P$

P = Power calculated from Estimating Power Consumption section

 θ_{ja} = Junction to ambient of package. θ_{ja} numbers are located in the "Package Thermal Characteristics" section

Package Thermal Characteristics

The device junction to case thermal characteristic is θ_{jc} , and the junction to ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150 °C.

A sample calculation of the absolute maximum power dissipation allowed for a TQFP 176-pin package at commercial temperature and still air is as follows:


Maximum Power Allowed =
$$\frac{\text{Max. junction temp. (°C)} - \text{Max. ambient temp. (°C)}}{\theta_{ja}}$$
 = $\frac{150^{\circ}\text{C} - 70^{\circ}\text{C}}{28^{\circ}\text{C/W}}$ = 2.86 W

v3.2

EQ 1-14

1-19

SX Timing Model



Note: Values shown for A54SX08-3, worst-case commercial conditions.

Figure 1-12 • SX Timing Model

Hardwired Clock Routed Clock External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{RCKH}$ External Setup = $t_{INY} + t_{IRD1} + t_{SUD} - t_{HCKH}$ = 1.5 + 0.3 + 0.5 - 1.0 = 1.3 ns= 1.5 + 0.3 + 0.5 - 1.5 = 0.8 nsEQ 1-15 EQ 1-17 Clock-to-Out (Pin-to-Pin) Clock-to-Out (Pin-to-Pin) $= t_{HCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = $t_{RCKH} + t_{RCO} + t_{RD1} + t_{DHL}$ = 1.0 + 0.8 + 0.3 + 1.6 = 3.7 ns= 1.52 + 0.8 + 0.3 + 1.6 = 4.2 nsEQ 1-16 EQ 1-18




Figure 1-13 • Output Buffer Delays




Figure 1-14 • AC Test Loads



Figure 1-15 • Input Buffer Delays

Figure 1-16 • C-Cell Delays

1-22 v3.2

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	Speed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t_{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t_{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t_{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.1		0.2		0.2		0.2	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f_{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t_{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t _{RCKSW}	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t _{RCKSW}	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t_{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn}$, $t_{RCO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
1	GND	GND	GND		
2	TDI, I/O	TDI, I/O	TDI, I/O		
3	I/O	1/0	I/O		
4	NC	1/0	I/O		
5	I/O	1/0	I/O		
6	NC	1/0	I/O		
7	I/O	1/0	I/O		
8	I/O	1/0	I/O		
9	I/O	1/0	I/O		
10	I/O	1/0	I/O		
11	TMS	TMS	TMS		
12	V _{CCI}	V _{CCI}	V _{CCI}		
13	I/O	1/0	I/O		
14	NC	1/0	I/O		
15	I/O	I/O	I/O		
16	I/O	I/O	I/O		
17	NC	1/0	I/O		
18	I/O	1/0	I/O		
19	I/O	1/0	I/O		
20	NC	1/0	I/O		
21	I/O	I/O	I/O		
22	I/O	I/O	I/O		
23	NC	1/0	I/O		
24	I/O	I/O	I/O		
25	V_{CCR}	V_{CCR}	V_{CCR}		
26	GND	GND	GND		
27	V_{CCA}	V _{CCA}	V_{CCA}		
28	GND	GND	GND		
29	I/O	1/0	I/O		
30	I/O	1/0	I/O		
31	NC	1/0	I/O		
32	I/O	I/O	I/O		
33	I/O	I/O	I/O		
34	I/O	I/O	I/O		
35	NC	I/O	I/O		
36	I/O	I/O	I/O		

208-Pin PQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
37	I/O	I/O	I/O		
38	I/O	I/O	I/O		
39	NC	I/O	I/O		
40	V _{CCI}	V _{CCI}	V _{CCI}		
41	V_{CCA}	V_{CCA}	V_{CCA}		
42	I/O	I/O	I/O		
43	I/O	I/O	I/O		
44	I/O	I/O	I/O		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	NC	I/O	I/O		
49	I/O	I/O	I/O		
50	NC	I/O	I/O		
51	I/O	I/O	I/O		
52	GND	GND	GND		
53	I/O	1/0	I/O		
54	I/O	1/0	I/O		
55	I/O	I/O	I/O		
56	I/O	I/O	I/O		
57	I/O	I/O	I/O		
58	I/O	I/O	I/O		
59	I/O	I/O	I/O		
60	V _{CCI}	V _{CCI}	V _{CCI}		
61	NC	I/O	I/O		
62	I/O	I/O	I/O		
63	I/O	I/O	I/O		
64	NC	I/O	I/O		
65*	I/O	I/O	NC*		
66	I/O	I/O	I/O		
67	NC	I/O	I/O		
68	I/O	I/O	I/O		
69	I/O	I/O	I/O		
70	NC	I/O	I/O		
71	I/O	I/O	I/O		
72	I/O	I/O	I/O		

Note: * Note that Pin 65 in the A54SX32—PQ208 is a no connect (NC).

2-4 v3.2

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
69	HCLK	HCLK	HCLK		
70	I/O	I/O	I/O		
71	I/O	1/0	I/O		
72	I/O	I/O	I/O		
73	I/O	I/O	I/O		
74	I/O	I/O	I/O		
75	I/O	I/O	I/O		
76	I/O	I/O	I/O		
77	I/O	I/O	I/O		
78	I/O	I/O	I/O		
79	NC	1/0	I/O		
80	I/O	1/0	I/O		
81	NC	1/0	I/O		
82	V _{CCI}	V _{CCI}	V _{CCI}		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	I/O	1/0	I/O		
86	I/O	1/0	I/O		
87	TDO, I/O	TDO, I/O	TDO, I/O		
88	I/O	I/O	I/O		
89	GND	GND	GND		
90	NC	1/0	I/O		
91	NC	I/O	I/O		
92	I/O	I/O	I/O		
93	I/O	1/0	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	I/O	I/O	I/O		
97	I/O	I/O	I/O		
98	V_{CCA}	V _{CCA}	V_{CCA}		
99	V _{CCI}	V _{CCI}	V _{CCI}		
100	I/O	I/O	I/O		
101	I/O	I/O	I/O		
102	I/O	1/0	I/O		

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
103	1/0	1/0	I/O		
104	I/O	I/O	1/0		
105	I/O	I/O	1/0		
106	I/O	I/O	1/0		
107	I/O	I/O	1/0		
108	GND	GND	GND		
109	V_{CCA}	V_{CCA}	V_{CCA}		
110	GND	GND	GND		
111	I/O	I/O	1/0		
112	I/O	I/O	1/0		
113	I/O	I/O	1/0		
114	I/O	I/O	1/0		
115	I/O	I/O	1/0		
116	I/O	I/O	I/O		
117	I/O	I/O	I/O		
118	NC	I/O	1/0		
119	I/O	I/O	1/0		
120	NC	I/O	1/0		
121	NC	I/O	1/0		
122	V_{CCA}	V_{CCA}	V _{CCA}		
123	GND	GND	GND		
124	V _{CCI}	V _{CCI}	V _{CCI}		
125	I/O	I/O	I/O		
126	I/O	I/O	I/O		
127	I/O	I/O	I/O		
128	I/O	I/O	1/0		
129	I/O	I/O	1/0		
130	I/O	I/O	1/0		
131	NC	I/O	I/O		
132	NC	I/O	I/O		
133	GND	GND	GND		
134	I/O	I/O	I/O		
135	I/O	I/O	I/O		
136	I/O	I/O	I/O		

2-12 v3.2



176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
137	I/O	I/O	I/O		
138	I/O	I/O	I/O		
139	I/O	I/O	I/O		
140	V _{CCI}	V _{CCI}	V _{CCI}		
141	I/O	I/O	1/0		
142	I/O	I/O	I/O		
143	I/O	I/O	I/O		
144	I/O	I/O	I/O		
145	I/O	I/O	I/O		
146	I/O	I/O	1/0		
147	I/O	I/O	I/O		
148	I/O	I/O	I/O		
149	I/O	I/O	I/O		
150	I/O	I/O	I/O		
151	I/O	I/O	I/O		
152	CLKA	CLKA	CLKA		
153	CLKB	CLKB	CLKB		
154	V_{CCR}	V_{CCR}	V_{CCR}		
155	GND	GND	GND		
156	V_{CCA}	V_{CCA}	V_{CCA}		

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
157	PRA, I/O	PRA, I/O	PRA, I/O		
158	I/O	I/O	1/0		
159	I/O	I/O	1/0		
160	I/O	I/O	1/0		
161	I/O	I/O	1/0		
162	I/O	I/O	1/0		
163	I/O	I/O	1/0		
164	I/O	I/O	1/0		
165	I/O	I/O	1/0		
166	I/O	I/O	1/0		
167	I/O	I/O	1/0		
168	NC	I/O	1/0		
169	V _{CCI}	V _{CCI}	V _{CCI}		
170	I/O	I/O	1/0		
171	NC	I/O	1/0		
172	NC	I/O	1/0		
173	NC	I/O	I/O		
174	I/O	I/O	1/0		
175	I/O	I/O	1/0		
176	TCK, I/O	TCK, I/O	TCK, I/O		

v3.2 2-13

100-Pin VQFP




Figure 2-5 • 100-Pin VQFP (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-14 v3.2

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2

313-Pir	n PBGA
Pin	A54SX32
Number	Function
H20	I/O
H22	V_{CCI}
H24	I/O
J1	I/O
J3	1/0
J5	I/O
J7	NC
J9	I/O
J11	1/0
J13	CLKA
J15	I/O
J17	I/O
J19	1/0
J21	GND
J23	I/O
J25	I/O
K2	I/O
K4	I/O
K6	I/O
K8	V _{CCI}
K10	I/O
K12	I/O
K14	I/O
K16	I/O
K18	I/O
K20	V _{CCA}
K22	I/O
K24	I/O
L1	I/O
L3	I/O
L5	I/O
L7	I/O
L9	I/O
L11	I/O
L13	GND
L15	I/O
L17	I/O
L19	I/O
L21	I/O
L23	I/O

_	
n PBGA	
A54SX32 Function	
I/O	
1/0	
I/O	
1/0	
I/O	
I/O	
GND	
GND	
V _{CCI}	
I/O	
V_{CCA}	
V_{CCR}	
I/O	
V _{CCI}	
GND	
GND	
GND	
I/O	
I/O	
I/O	
V_{CCR}	
V _{CCA}	
I/O	
GND	
GND	
I/O	
I/O	
NC	
I/O	
I/O	
I/O	
I/O	

313-Pin PBGA	
Pin Number	A54SX32 Function
R5	I/O
R7	I/O
R9	1/0
R11	1/0
R13	GND
R15	1/0
R17	1/0
R19	1/0
R21	1/0
R23	I/O
R25	I/O
T2	I/O
T4	I/O
T6	I/O
Т8	I/O
T10	I/O
T12	I/O
T14	HCLK
T16	I/O
T18	I/O
T20	I/O
T22	I/O
T24	I/O
U1	I/O
U3	I/O
U5	V _{CCI}
U7	I/O
U9	I/O
U11	I/O
U13	I/O
U15	I/O
U17	I/O
U19	I/O
U21	I/O
U23	I/O
U25	I/O
V2	V _{CCA}
V4	I/O
V6	I/O
V8	I/O

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
V10	I/O	
V12	I/O	
V14	I/O	
V16	NC	
V18	I/O	
V20	I/O	
V22	V_{CCA}	
V24	V _{CCI}	
W1	I/O	
W3	I/O	
W5	I/O	
W7	NC	
W9	I/O	
W11	I/O	
W13	V _{CCI}	
W15	I/O	
W17	I/O	
W19	I/O	
W21	I/O	
W23	I/O	
W25	I/O	
Y2	I/O	
Y4	I/O	
Y6	I/O	
Y8	I/O	
Y10	I/O	
Y12	I/O	
Y14	I/O	
Y16	1/0	
Y18	1/0	
Y20	NC	
Y22	I/O	
Y24	NC	

2-18 v3.2

329-Pin PBGA




Figure 2-7 • 329-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-19



329-Pin PBGA	
Pin	A54SX32
Number	Function
D3	I/O
D4	TCK, I/O
D5	I/O
D6	I/O
D7	I/O
D8	I/O
D9	I/O
D10	I/O
D11	V_{CCA}
D12	V_{CCR}
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V _{CCI}
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O

329-Pi	n PBGA
Pin	A54SX32
Number	Function
F22	1/0
F23	1/0
G1	I/O
G2	I/O
G3	I/O
G4	1/0
G20	1/0
G21	1/0
G22	1/0
G23	GND
H1	1/0
H2	1/0
Н3	1/0
H4	1/0
H20	V _{CCA}
H21	1/0
H22	1/0
H23	1/0
J1	NC
J2	I/O
J3	1/0
J4	I/O
J20	1/0
J21	1/0
J22	I/O
J23	1/0
K1	I/O
K2	I/O
K3	1/0
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
1/4 4	CNID

K14

GND

329-Pin PBGA	
Pin	A54SX32
Number	Function
K20	1/0
K21	1/0
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	V_{CCR}
L10	GND
L11	GND
L12	GND
L13	GND
L14	GND
L20	V_{CCR}
L21	1/0
L22	I/O
L23	NC
M1	I/O
M2	1/0
M3	I/O
M4	V_{CCA}
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	V_{CCA}
M21	I/O
M22	I/O
M23	V _{CCI}
N1	I/O
N2	I/O
N3	I/O
N4	I/O
N10	GND

329-Pin PBGA	
Pin Number	A54SX32 Function
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
Р3	I/O
P4	I/O
P10	GND
P11	GND
P12	GND
P13	GND
P14	GND
P20	1/0
P21	1/0
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	1/0
R4	I/O
R20	1/0
R21	1/0
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O

v3.2 2-21

329-Pin PBGA	
Pin Number	A54SX32 Function
T22	1/0
T23	I/O
U1	I/O
U2	I/O
U3	V_{CCA}
U4	I/O
U20	I/O
U21	V_{CCA}
U22	I/O
U23	I/O
V1	V _{CCI}
V2	I/O
V3	I/O

329-Pi	329-Pin PBGA	
Pin Number	A54SX32 Function	
V4	I/O	
V20	I/O	
V21	I/O	
V22	I/O	
V23	I/O	
W1	I/O	
W2	I/O	
W3	I/O	
W4	I/O	
W20	I/O	
W21	I/O	
W22	I/O	

329-Pin PBGA	
Pin Number	A54SX32 Function
W23	NC
Y1	NC
Y2	I/O
Y3	1/0
Y4	GND
Y5	I/O
Y6	1/0
Y7	1/0
Y8	1/0
Y9	1/0
Y10	1/0
Y11	I/O

329-Pin PBGA	
Pin Number	A54SX32 Function
Y12	V_{CCA}
Y13	V_{CCR}
Y14	I/O
Y15	1/0
Y16	1/0
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O

2-22 v3.2

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

Phone +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

Actel Japan

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

Phone +81.03.3445.7671 **Fax** +81.03.3445.7668

Actel Hong Kong

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

Phone +852 2185 6460 **Fax** +852 2185 6488