



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**


The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	113
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a54sx32-tqg144i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Ordering Information**



# **Plastic Device Resources**

	User I/Os (including clock buffers)							
Device	PLCC 84-Pin	VQFP 100-Pin	PQFP 208-Pin	TQFP 144-Pin	TQFP 176-Pin	PBGA 313-Pin	PBGA 329-Pin	FBGA 144-Pin
A54SX08	69	81	130	113	128	_	_	111
A54SX16	_	81	175	-	147	_	_	_
A54SX16P	_	81	175	113	147	_	_	_
A54SX32	_	-	174	113	147	249	249	_

**Note:** Package Definitions (Consult your local Actel sales representative for product availability):

PLCC = Plastic Leaded Chip Carrier

PQFP = Plastic Quad Flat Pack

TQFP = Thin Quad Flat Pack

VQFP = Very Thin Quad Flat Pack

PBGA = Plastic Ball Grid Array

FBGA = Fine Pitch (1.0 mm) Ball Grid Array

ii v3.2

## **Routing Resources**

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

### Other Architectural Features

#### Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35  $\mu$  design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25  $\Omega$  with a capacitance of 1.0 fF for low signal impedance.

**Performance** 

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

#### I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

### **Power Requirements**

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V <sub>CCA</sub>	V <sub>CCI</sub>	V <sub>CCR</sub>	Maximum Input Tolerance	<b>Maximum Output Drive</b>
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

**Note:** \*A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.

v3.2 1-5

## **Boundary Scan Testing (BST)**

All SX devices are IEEE 1149.1 compliant. SX devices offer superior diagnostic and testing capabilities by providing Boundary Scan Testing (BST) and probing capabilities. These functions are controlled through the special test pins in conjunction with the program fuse. The functionality of each pin is described in Table 1-2. In the dedicated test mode, TCK, TDI, and TDO are dedicated pins and cannot be used as regular I/Os. In flexible mode, TMS should be set HIGH through a pull-up resistor of  $10~\mathrm{k}\Omega$ . TMS can be pulled LOW to initiate the test sequence.

The program fuse determines whether the device is in dedicated or flexible mode. The default (fuse not blown) is flexible mode.

*Table 1-2* ● **Boundary Scan Pin Functionality** 

Program Fuse Blown (Dedicated Test Mode)	Program Fuse Not Blown (Flexible Mode)		
TCK, TDI, TDO are dedicated BST pins.	TCK, TDI, TDO are flexible and may be used as I/Os.		
No need for pull-up resistor for TMS	Use a pull-up resistor of 10 k $\Omega$ on TMS.		

### **Dedicated Test Mode**

In Dedicated mode, all JTAG pins are reserved for BST; designers cannot use them as regular I/Os. An internal pull-up resistor is automatically enabled on both TMS and TDI pins, and the TMS pin will function as defined in the IEEE 1149.1 (JTAG) specification.

To select Dedicated mode, users need to reserve the JTAG pins in Actel's Designer software by checking the "Reserve JTAG" box in "Device Selection Wizard" (Figure 1-7). JTAG pins comply with LVTTL/TTL I/O specification regardless of whether they are used as a user I/O or a JTAG I/O. Refer to the Table 1-5 on page 1-8 for detailed specifications.

Figure 1-7 • Device Selection Wizard

## **Development Tool Support**

The SX family of FPGAs is fully supported by both the Actel Libero® Integrated Design Environment (IDE) and Designer FPGA Development software. Actel Libero IDE is a design management environment, seamlessly integrating design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment. Libero IDE includes Synplify® for Actel from Synplicity<sup>®</sup>, ViewDraw<sup>®</sup> for Actel from Mentor Graphics<sup>®</sup>, ModelSim<sup>®</sup> HDL Simulator from Mentor Graphics, WaveFormer Lite™ SynaptiCAD™, and Designer software from Actel. Refer to the Libero IDE flow diagram (located on the Actel website) for more information.

Actel Designer software is a place-and-route tool and provides a comprehensive suite of backend support tools for FPGA development. The Designer software includes timing-driven place-and-route, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can select and lock package pins while only minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible with all the major simulators, and the simulation results can be cross-probed with Silicon Explorer II, Actel integrated verification and logic analysis tool. Another tool included in the Designer software is the SmartGen core generator, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design. Actel Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys<sup>®</sup>, and Cadence® Design Systems. The Designer software is available for both the Windows® and UNIX® operating systems.

#### **Probe Circuit Control Pins**

The Silicon Explorer II tool uses the boundary scan ports (TDI, TCK, TMS, and TDO) to select the desired nets for verification. The selected internal nets are assigned to the PRA/PRB pins for observation. Figure 1-8 on page 1-7 illustrates the interconnection between Silicon Explorer II and the FPGA to perform in-circuit verification.

### **Design Considerations**

The TDI, TCK, TDO, PRA, and PRB pins should not be used as input or bidirectional ports. Because these pins are active during probing, critical signals input through these pins are not available while probing. In addition, the Security Fuse should not be programmed because doing so disables the Probe Circuitry.

1-6 v3.2



# **PCI Compliance for the SX Family**

The SX family supports 3.3 V and 5.0 V PCI and is compliant with the PCI Local Bus Specification Rev. 2.1.

Table 1-6 • A54SX16P DC Specifications (5.0 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		4.75	5.25	V
V <sub>CCI</sub>	Supply Voltage for I/Os		4.75	5.25	V
V <sub>IH</sub>	Input High Voltage <sup>1</sup>		2.0	$V_{CC} + 0.5$	V
V <sub>IL</sub>	Input Low Voltage <sup>1</sup>		-0.5	0.8	V
I <sub>IH</sub>	Input High Leakage Current	V <sub>IN</sub> = 2.7		70	μΑ
I <sub>IL</sub>	Input Low Leakage Current	V <sub>IN</sub> = 0.5		-70	μΑ
V <sub>OH</sub>	Output High Voltage	$I_{OUT} = -2 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output Low Voltage <sup>2</sup>	I <sub>OUT</sub> = 3 mA, 6 mA		0.55	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	рF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	рF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull-up must have 6 mA; the latter include, FRAME#, IRDY#, TRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

v3.2 1-9

# A54SX16P DC Specifications (3.3 V PCI Operation)

Table 1-8 • A54SX16P DC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
$V_{CCA}$	Supply Voltage for Array		3.0	3.6	V
$V_{CCR}$	Supply Voltage required for Internal Biasing		3.0	3.6	V
$V_{CCI}$	Supply Voltage for I/Os		3.0	3.6	V
$V_{IH}$	Input High Voltage		0.5V <sub>CC</sub>	$V_{CC} + 0.5$	V
$V_{IL}$	Input Low Voltage		-0.5	0.3V <sub>CC</sub>	V
I <sub>IPU</sub>	Input Pull-up Voltage <sup>1</sup>		0.7V <sub>CC</sub>		V
I <sub>IL</sub>	Input Leakage Current <sup>2</sup>	$0 < V_{IN} < V_{CC}$		±10	μΑ
$V_{OH}$	Output High Voltage	I <sub>OUT</sub> = -500 μA	0.9V <sub>CC</sub>		V
$V_{OL}$	Output Low Voltage	I <sub>OUT</sub> = 1500 μA		0.1V <sub>CC</sub>	V
C <sub>IN</sub>	Input Pin Capacitance <sup>3</sup>			10	pF
C <sub>CLK</sub>	CLK Pin Capacitance		5	12	pF
C <sub>IDSEL</sub>	IDSEL Pin Capacitance <sup>4</sup>			8	pF

#### Notes:

- 1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Applications sensitive to static power utilization should assure that the input buffer is conducting minimum current at this input voltage.
- 2. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.
- 3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK).
- 4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].

1-12 v3.2

Figure 1-10 shows the 3.3 V PCI V/I curve and the minimum and maximum PCI drive characteristics of the A54SX16P device.




Figure 1-10 • 3.3 V PCI Curve for A54SX16P Device

$$I_{OH} = (98.0 \text{ $V_{CC}$}) \times (V_{OUT} - V_{CC}) \times (V_{OUT} + 0.4 \text{ $V_{CC}$})$$

$$I_{OL} = (256 \text{ $V_{CC}$}) \times V_{OUT} \times (V_{CC} - V_{OUT})$$

$$\text{for } 0 \text{ $V_{CC}$} \times V_{OUT} \times 0.18 \text{ $V_{CC}$}$$

$$EQ 1-3$$

$$EQ 1-4$$

1-14 v3.2

# **Register Cell Timing Characteristics**




Figure 1-17 • Flip-Flops

# **Timing Characteristics**

Timing characteristics for SX devices fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all SX family members. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after placement and routing of the user's design is complete. Delay values may then be determined by using the DirectTime Analyzer utility or performing simulation with post-layout delays.

# **Critical Nets and Typical Nets**

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most time-critical paths. Critical nets are determined by net property assignment prior to placement and routing. Up to 6% of the nets in a design may be designated as critical, while 90% of the nets in a design are typical.

# **Long Tracks**

Some nets in the design use long tracks. Long tracks are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes five antifuse connections. This increases capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically up to 6 percent of nets in a fully utilized device require long tracks. Long tracks contribute approximately 4 ns to 8.4 ns delay. This additional delay is represented statistically in higher fanout (FO = 24) routing delays in the datasheet specifications section.

# **Timing Derating**

SX devices are manufactured in a CMOS process. Therefore, device performance varies according to temperature, voltage, and process variations. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature, and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature, and worst-case processing.

v3.2 1-23

# **A54SX16 Timing Characteristics**

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V<sub>CCR</sub> = 4.75 V, V<sub>CCA</sub>, V<sub>CCI</sub> = 3.0 V, T<sub>J</sub> = 70°C)

	(Norse case commercial conditions, t		Speed		Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propagation Delays <sup>1</sup>										
t <sub>PD</sub>	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays <sup>2</sup>									
t <sub>DC</sub>	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t <sub>FC</sub>	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t <sub>RD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>RD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>RD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>RD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>RD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ıg									
t <sub>RCO</sub>	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t <sub>CLR</sub>	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t <sub>PRESET</sub>	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t <sub>SUD</sub>	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		8.0		ns
t <sub>HD</sub>	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t <sub>WASYN</sub>	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ile Propagation Delays									
t <sub>INYH</sub>	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t <sub>INYL</sub>	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays <sup>2</sup>									
t <sub>IRD1</sub>	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t <sub>IRD12</sub>	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

#### Notes:

- 1. For dual-module macros, use  $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except  $t_{ENZL}$  and  $t_{ENZH}$ . For  $t_{ENZL}$  and  $t_{ENZH}$ , the loading is 5 pF.

1-26 v3.2



# Pin Description

#### CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

#### GND Ground

LOW supply voltage.

#### HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

#### I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

#### NC No Connection

This pin is not connected to circuitry within the device.

### PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### PRB. I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

#### TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

#### TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

#### V<sub>CCI</sub> Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

#### **V<sub>CCA</sub>** Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

### V<sub>CCR</sub> Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

v3.2 1-33

# **Package Pin Assignments**

# 84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

### **Note**

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-1

144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
1	GND	GND	GND			
2	TDI, I/O	TDI, I/O	TDI, I/O			
3	I/O	1/0	I/O			
4	I/O	1/0	I/O			
5	I/O	1/0	I/O			
6	I/O	1/0	1/0			
7	I/O	1/0	I/O			
8	I/O	I/O	1/0			
9	TMS	TMS	TMS			
10	V <sub>CCI</sub>	$V_{CCI}$	V <sub>CCI</sub>			
11	GND	GND	GND			
12	I/O	I/O	1/0			
13	I/O	1/0	I/O			
14	I/O	I/O	1/0			
15	I/O	I/O	1/0			
16	I/O	I/O	I/O			
17	I/O	1/0	1/0			
18	I/O	I/O	1/0			
19	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$			
20	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$			
21	I/O	1/0	I/O			
22	I/O	1/0	I/O			
23	I/O	1/0	I/O			
24	I/O	1/0	I/O			
25	I/O	1/0	I/O			
26	I/O	1/0	I/O			
27	I/O	1/0	I/O			
28	GND	GND	GND			
29	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
30	$V_{CCA}$	V <sub>CCA</sub>	V <sub>CCA</sub>			
31	I/O	1/0	I/O			
32	I/O	1/0	I/O			
33	I/O	I/O	I/O			
34	I/O	I/O	I/O			
35	I/O	I/O	I/O			
36	GND	GND	GND			

144-Pin TQFP						
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
37	I/O	1/0	I/O			
38	I/O	1/0	I/O			
39	I/O	1/0	I/O			
40	I/O	1/0	I/O			
41	I/O	1/0	I/O			
42	I/O	1/0	I/O			
43	I/O	1/0	I/O			
44	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
45	I/O	I/O	I/O			
46	I/O	I/O	I/O			
47	I/O	I/O	I/O			
48	I/O	I/O	I/O			
49	I/O	I/O	I/O			
50	I/O	1/0	I/O			
51	I/O	1/0	I/O			
52	I/O	I/O	I/O			
53	I/O	1/0	I/O			
54	PRB, I/O	PRB, I/O	PRB, I/O			
55	I/O	I/O	I/O			
56	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$			
57	GND	GND	GND			
58	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$			
59	I/O	1/0	I/O			
60	HCLK	HCLK	HCLK			
61	I/O	I/O	I/O			
62	I/O	1/0	I/O			
63	I/O	1/0	I/O			
64	I/O	1/0	I/O			
65	I/O	I/O	I/O			
66	I/O	I/O	I/O			
67	I/O	I/O	I/O			
68	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>			
69	I/O	I/O	I/O			
70	I/O	1/0	I/O			
71	TDO, I/O	TDO, I/O	TDO, I/O			
72	I/O	I/O	I/O			
		-				

2-8 v3.2



176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
137	I/O	I/O	I/O		
138	I/O	I/O	1/0		
139	I/O	I/O	I/O		
140	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
141	I/O	I/O	1/0		
142	I/O	I/O	I/O		
143	I/O	I/O	I/O		
144	I/O	I/O	I/O		
145	I/O	I/O	I/O		
146	I/O	I/O	1/0		
147	I/O	I/O	I/O		
148	I/O	I/O	I/O		
149	I/O	I/O	I/O		
150	I/O	I/O	I/O		
151	I/O	I/O	I/O		
152	CLKA	CLKA	CLKA		
153	CLKB	CLKB	CLKB		
154	$V_{CCR}$	$V_{CCR}$	$V_{CCR}$		
155	GND	GND	GND		
156	$V_{CCA}$	$V_{CCA}$	$V_{CCA}$		

176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function		
157	PRA, I/O	PRA, I/O	PRA, I/O		
158	I/O	I/O	1/0		
159	I/O	I/O	1/0		
160	I/O	I/O	1/0		
161	I/O	I/O	1/0		
162	I/O	I/O	1/0		
163	I/O	I/O	1/0		
164	I/O	I/O	1/0		
165	I/O	I/O	1/0		
166	I/O	I/O	1/0		
167	I/O	I/O	1/0		
168	NC	I/O	1/0		
169	V <sub>CCI</sub>	V <sub>CCI</sub>	V <sub>CCI</sub>		
170	I/O	I/O	1/0		
171	NC	I/O	1/0		
172	NC	I/O	1/0		
173	NC	I/O	I/O		
174	I/O	I/O	1/0		
175	I/O	I/O	1/0		
176	TCK, I/O	TCK, I/O	TCK, I/O		

v3.2 2-13



313-Pin PBGA				
Pin	A54SX32			
Number	Function			
A1	GND			
A3	NC			
A5	1/0			
A7	1/0			
A9	1/0			
A11	I/O			
A13	$V_{CCR}$			
A15	I/O			
A17	1/0			
A19	1/0			
A21	I/O			
A23	NC			
A25	GND			
AA1	I/O			
AA3	I/O			
AA5	NC			
AA7	I/O			
AA9	NC			
AA11	I/O			
AA13	1/0			
AA15	I/O			
AA17	1/0			
AA19	I/O			
AA21	I/O			
AA23	NC			
AA25	I/O			
AB2	NC			
AB4	NC			
AB6	1/0			
AB8	I/O			
AB10	1/0			
AB12	I/O			
AB14	1/0			
AB16	1/0			
AB18	V <sub>CCI</sub>			
AB20	NC			
AB22	I/O			
AB24	I/O			
AC1	I/O			
AC3	I/O			

313-Pin PBGA	
Pin Number	A54SX32 Function
AC5	I/O
AC7	1/0
AC9	I/O
AC11	I/O
AC13	$V_{CCR}$
AC15	I/O
AC17	I/O
AC19	I/O
AC21	I/O
AC23	I/O
AC25	NC
AD2	GND
AD4	1/0
AD6	V <sub>CCI</sub>
AD8	1/0
AD10	1/0
AD12	PRB, I/O
AD14	I/O
AD16	I/O
AD18	I/O
AD20	I/O
AD22	NC
AD24	I/O
AE1	NC
AE3	I/O
AE5	I/O
AE7	I/O
AE9	I/O
AE11	1/0
AE13	V <sub>CCA</sub>
AE15	1/0
AE17	1/0
AE19	1/0
AE21	1/0
AE23	TDO, I/O
AE25	GND
B2	TCK, I/O
B4	I/O
В6	I/O
B8	I/O

313-Pin PBGA	
Pin	A54SX32
Number	Function
B10	I/O
B12	I/O
B14	I/O
B16	1/0
B18	I/O
B20	I/O
B22	I/O
B24	1/0
C1	TDI, I/O
C3	1/0
C5	NC
C7	1/0
C9	I/O
C11	I/O
C13	V <sub>CCI</sub>
C15	I/O
C17	I/O
C19	V <sub>CCI</sub>
C21	I/O
C23	I/O
C25	NC
D2	1/0
D4	NC
D6	1/0
D8	I/O
D10	I/O
D12	I/O
D14	I/O
D16	I/O
D18	I/O
D20	I/O
D22	I/O
D24	NC
E1	I/O
E3	NC
E5	I/O
E7	I/O
E9	I/O
E11	I/O
E13	$V_{CCA}$

313-Pin PBGA	
Pin	A54SX32
Number	Function
E15	I/O
E17	I/O
E19	I/O
E21	I/O
E23	I/O
E25	I/O
F2	I/O
F4	I/O
F6	NC
F8	I/O
F10	NC
F12	I/O
F14	I/O
F16	NC
F18	I/O
F20	I/O
F22	I/O
F24	I/O
G1	I/O
G3	TMS
G5	I/O
G7	I/O
G9	V <sub>CCI</sub>
G11	I/O
G13	CLKB
G15	I/O
G17	I/O
G19	I/O
G21	I/O
G23	I/O
G25	I/O
H2	1/0
H4	1/0
H6	1/0
H8	I/O
H10	I/O
H12	PRA, I/O
H14	1/0
H16	I/O
H18	NC
ПО	IVC

v3.2 2-17

313-Pin PBGA	
Pin	A54SX32
Number	Function
H20	I/O
H22	$V_{CCI}$
H24	I/O
J1	I/O
J3	1/0
J5	I/O
J7	NC
J9	I/O
J11	1/0
J13	CLKA
J15	I/O
J17	I/O
J19	1/0
J21	GND
J23	I/O
J25	I/O
K2	I/O
K4	I/O
K6	I/O
K8	V <sub>CCI</sub>
K10	I/O
K12	I/O
K14	I/O
K16	I/O
K18	I/O
K20	$V_{CCA}$
K22	I/O
K24	I/O
L1	I/O
L3	I/O
L5	I/O
L7	I/O
L9	I/O
L11	I/O
L13	GND
L15	I/O
L17	I/O
L19	I/O
L21	I/O
L23	I/O

_	
n PBGA	
A54SX32 Function	
I/O	
1/0	
I/O	
1/0	
I/O	
I/O	
GND	
GND	
V <sub>CCI</sub>	
I/O	
$V_{CCA}$	
$V_{CCR}$	
I/O	
V <sub>CCI</sub>	
GND	
GND	
GND	
I/O	
I/O	
I/O	
$V_{CCR}$	
V <sub>CCA</sub>	
I/O	
GND	
GND	
I/O	
I/O	
NC	
I/O	
I/O	
I/O	
I/O	

313-Pin PBGA	
Pin Number	A54SX32 Function
R5	I/O
R7	I/O
R9	1/0
R11	1/0
R13	GND
R15	I/O
R17	1/0
R19	I/O
R21	I/O
R23	1/0
R25	1/0
T2	1/0
T4	1/0
T6	1/0
T8	1/0
T10	I/O
T12	1/0
T14	HCLK
T16	I/O
T18	I/O
T20	I/O
T22	I/O
T24	I/O
U1	I/O
U3	I/O
U5	V <sub>CCI</sub>
U7	I/O
U9	I/O
U11	I/O
U13	I/O
U15	I/O
U17	I/O
U19	I/O
U21	I/O
U23	I/O
U25	I/O
V2	$V_{CCA}$
V4	I/O
V6	I/O
V8	I/O

313-Pin PBGA		
Pin	A54SX32	
Number	Function	
V10	I/O	
V12	I/O	
V14	I/O	
V16	NC	
V18	I/O	
V20	I/O	
V22	$V_{CCA}$	
V24	V <sub>CCI</sub>	
W1	I/O	
W3	I/O	
W5	I/O	
W7	NC	
W9	I/O	
W11	I/O	
W13	V <sub>CCI</sub>	
W15	I/O	
W17	I/O	
W19	I/O	
W21	I/O	
W23	I/O	
W25	I/O	
Y2	I/O	
Y4	I/O	
Y6	I/O	
Y8	I/O	
Y10	I/O	
Y12	I/O	
Y14	I/O	
Y16	1/0	
Y18	1/0	
Y20	NC	
Y22	I/O	
Y24	NC	

2-18 v3.2

329-Pin PBGA	
Pin Number	A54SX32 Function
A1	GND
A2	GND
А3	V <sub>CCI</sub>
A4	NC
A5	I/O
A6	I/O
A7	V <sub>CCI</sub>
A8	NC
A9	I/O
A10	I/O
A11	I/O
A12	I/O
A13	CLKB
A14	I/O
A15	I/O
A16	I/O
A17	I/O
A18	I/O
A19	I/O
A20	I/O
A21	NC
A22	V <sub>CCI</sub>
A23	GND
AA1	V <sub>CCI</sub>
AA2	I/O
AA3	GND
AA4	I/O
AA5	1/0
AA6	I/O
AA7	I/O
AA8	I/O
AA9	I/O
AA10	I/O
AA11	I/O
AA12	1/0

329-Pin PBGA		
Pin Number	A54SX32 Function	
AA13	1/0	
AA14	1/0	
AA15	I/O	
AA16	I/O	
AA17	1/0	
AA18	I/O	
AA19	I/O	
AA20	TDO, I/O	
AA21	V <sub>CCI</sub>	
AA22	1/0	
AA23	V <sub>CCI</sub>	
AB1	1/0	
AB2	GND	
AB3	1/0	
AB4	1/0	
AB5	1/0	
AB6	1/0	
AB7	1/0	
AB8	1/0	
AB9	1/0	
AB10	1/0	
AB11	PRB, I/O	
AB12	1/0	
AB13	HCLK	
AB14	1/0	
AB15	1/0	
AB16	1/0	
AB17	1/0	
AB18	1/0	
AB19	1/0	
AB20	I/O	
AB21	I/O	
AB22	GND	
AB23	1/0	
AC1	GND	

329-Pin PBGA	
Pin Number	A54SX32 Function
AC2	V <sub>CCI</sub>
AC3	NC
AC4	1/0
AC5	I/O
AC6	I/O
AC7	I/O
AC8	I/O
AC9	V <sub>CCI</sub>
AC10	I/O
AC11	I/O
AC12	I/O
AC13	I/O
AC14	I/O
AC15	NC
AC16	I/O
AC17	I/O
AC18	I/O
AC19	I/O
AC20	I/O
AC21	NC
AC22	V <sub>CCI</sub>
AC23	GND
B1	V <sub>CCI</sub>
B2	GND
В3	I/O
В4	I/O
B5	I/O
В6	I/O
В7	I/O
B8	I/O
В9	I/O
B10	I/O
B11	I/O
B12	PRA, I/O
B13	CLKA

329-Pin PBGA		
Pin Number	A54SX32 Function	
B14		
	1/0	
B15	1/0	
B16	1/0	
B17	1/0	
B18	1/0	
B19	1/0	
B20	I/O	
B21	I/O	
B22	GND	
B23	V <sub>CCI</sub>	
C1	NC	
C2	TDI, I/O	
C3	GND	
C4	1/0	
C5	I/O	
C6	I/O	
C7	I/O	
C8	I/O	
C9	I/O	
C10	I/O	
C11	I/O	
C12	I/O	
C13	I/O	
C14	I/O	
C15	I/O	
C16	I/O	
C17	I/O	
C18	I/O	
C19	I/O	
C20	I/O	
C21	V <sub>CCI</sub>	
C22	GND	
C23	NC	
D1	I/O	
D2	I/O	

2-20 v3.2



329-Pin PBGA	
Pin	A54SX32
Number	Function
D3	I/O
D4	TCK, I/O
D5	I/O
D6	I/O
D7	I/O
D8	I/O
D9	I/O
D10	I/O
D11	V <sub>CCA</sub>
D12	$V_{CCR}$
D13	I/O
D14	I/O
D15	I/O
D16	I/O
D17	I/O
D18	I/O
D19	I/O
D20	I/O
D21	I/O
D22	I/O
D23	I/O
E1	V <sub>CCI</sub>
E2	I/O
E3	I/O
E4	I/O
E20	I/O
E21	I/O
E22	I/O
E23	I/O
F1	I/O
F2	TMS
F3	I/O
F4	I/O
F20	I/O
F21	I/O

329-Pi	n PBGA
Pin	A54SX32
Number	Function
F22	1/0
F23	1/0
G1	I/O
G2	I/O
G3	I/O
G4	1/0
G20	1/0
G21	1/0
G22	1/0
G23	GND
H1	1/0
H2	1/0
Н3	1/0
H4	1/0
H20	V <sub>CCA</sub>
H21	1/0
H22	1/0
H23	1/0
J1	NC
J2	I/O
J3	1/0
J4	I/O
J20	1/0
J21	1/0
J22	I/O
J23	1/0
K1	I/O
K2	I/O
K3	1/0
K4	I/O
K10	GND
K11	GND
K12	GND
K13	GND
1/4 4	CNID

K14

GND

329-Pin PBGA	
Pin	A54SX32
Number	Function
K20	1/0
K21	1/0
K22	I/O
K23	I/O
L1	I/O
L2	I/O
L3	I/O
L4	$V_{CCR}$
L10	GND
L11	GND
L12	GND
L13	GND
L14	GND
L20	$V_{CCR}$
L21	1/0
L22	I/O
L23	NC
M1	I/O
M2	I/O
M3	I/O
M4	$V_{CCA}$
M10	GND
M11	GND
M12	GND
M13	GND
M14	GND
M20	$V_{CCA}$
M21	I/O
M22	I/O
M23	V <sub>CCI</sub>
N1	I/O
N2	I/O
N3	I/O
N4	I/O
N10	GND

329-Pin PBGA	
Pin Number	A54SX32 Function
N11	GND
N12	GND
N13	GND
N14	GND
N20	NC
N21	I/O
N22	I/O
N23	I/O
P1	I/O
P2	I/O
Р3	I/O
P4	I/O
P10	GND
P11	GND
P12	GND
P13	GND
P14	GND
P20	1/0
P21	1/0
P22	I/O
P23	I/O
R1	I/O
R2	I/O
R3	1/0
R4	I/O
R20	I/O
R21	I/O
R22	I/O
R23	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T20	I/O
T21	I/O

v3.2 2-21

329-Pin PBGA	
Pin Number	A54SX32 Function
T22	1/0
T23	I/O
U1	I/O
U2	I/O
U3	$V_{CCA}$
U4	I/O
U20	I/O
U21	$V_{CCA}$
U22	I/O
U23	I/O
V1	V <sub>CCI</sub>
V2	I/O
V3	I/O

329-Pin PBGA		
Pin Number	A54SX32 Function	
V4	I/O	
V20	I/O	
V21	I/O	
V22	I/O	
V23	I/O	
W1	I/O	
W2	I/O	
W3	I/O	
W4	I/O	
W20	I/O	
W21	I/O	
W22	I/O	

329-Pin PBGA	
Pin Number	A54SX32 Function
W23	NC
Y1	NC
Y2	I/O
Y3	1/0
Y4	GND
Y5	I/O
Y6	1/0
Y7	1/0
Y8	1/0
Y9	1/0
Y10	1/0
Y11	I/O

329-Pin PBGA	
Pin Number	A54SX32 Function
Y12	$V_{CCA}$
Y13	$V_{CCR}$
Y14	1/0
Y15	1/0
Y16	1/0
Y17	I/O
Y18	I/O
Y19	I/O
Y20	GND
Y21	I/O
Y22	I/O
Y23	I/O

2-22 v3.2

# **Datasheet Information**

# **List of Changes**

The following table lists critical changes that were made in the current version of the document.

<b>Previous Version</b>	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

# **Datasheet Categories**

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

#### **Product Brief**

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

### **Advanced**

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

# **Unmarked (production)**

This datasheet version contains information that is considered to be final.

# **Datasheet Supplement**

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

# International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.

Actel and the Actel logo are registered trademarks of Actel Corporation.

All other trademarks are the property of their owners.



www.actel.com

#### **Actel Corporation**

2061 Stierlin Court Mountain View, CA 94043-4655 USA **Phone** 650.318.4200 **Fax** 650.318.4600

### Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom

**Phone** +44 (0) 1276 401 450 **Fax** +44 (0) 1276 401 490

### **Actel Japan**

www.jp.actel.com EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan

**Phone** +81.03.3445.7671 **Fax** +81.03.3445.7668

# **Actel Hong Kong**

www.actel.com.cn Suite 2114, Two Pacific Place 88 Queensway, Admiralty Hong Kong

**Phone** +852 2185 6460 **Fax** +852 2185 6488