

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	2880
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	147
Number of Gates	48000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	176-LQFP
Supplier Device Package	176-TQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/microsemi/a54sx32-tqg176i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Routing Resources

Clusters and SuperClusters can be connected through the use of two innovative local routing resources called *FastConnect* and *DirectConnect*, which enable extremely fast and predictable interconnection of modules within clusters and SuperClusters (Figure 1-5 and Figure 1-6). This routing architecture also dramatically reduces the number of antifuses required to complete a circuit, ensuring the highest possible performance.




Figure 1-5 • DirectConnect and FastConnect for Type 1 SuperClusters




Figure 1-6 • DirectConnect and FastConnect for Type 2 SuperClusters

1-4 v3.2

DirectConnect is a horizontal routing resource that provides connections from a C-cell to its neighboring R-cell in a given SuperCluster. DirectConnect uses a hardwired signal path requiring no programmable interconnection to achieve its fast signal propagation time of less than 0.1 ns.

FastConnect enables horizontal routing between any two logic modules within a given SuperCluster and vertical routing with the SuperCluster immediately below it. Only one programmable connection is used in a FastConnect path, delivering maximum pin-to-pin propagation of 0.4 ns.

In addition to DirectConnect and FastConnect, the architecture makes use of two globally oriented routing resources known as segmented routing and high-drive routing. The Actel segmented routing structure provides a variety of track lengths for extremely fast routing between SuperClusters. The exact combination of track lengths and antifuses within each path is chosen by the 100 percent automatic place-and-route software to minimize signal propagation delays.

The Actel high-drive routing structure provides three clock networks. The first clock, called HCLK, is hardwired from the HCLK buffer to the clock select multiplexer (MUX) in each R-cell. This provides a fast propagation path for the clock signal, enabling the 3.7 ns clock-to-out (pin-to-pin) performance of the SX devices. The hardwired clock is tuned to provide clock skew as low as 0.25 ns. The remaining two clocks (CLKA, CLKB) are global clocks that can be sourced from external pins or from internal logic signals within the SX device.

Other Architectural Features

Technology

The Actel SX family is implemented on a high-voltage twin-well CMOS process using 0.35 μ design rules. The metal-to-metal antifuse is made up of a combination of amorphous silicon and dielectric material with barrier metals and has a programmed ("on" state) resistance of 25 Ω with a capacitance of 1.0 fF for low signal impedance.

Performance

The combination of architectural features described above enables SX devices to operate with internal clock frequencies exceeding 300 MHz, enabling very fast execution of even complex logic functions. Thus, the SX family is an optimal platform upon which to integrate the functionality previously contained in multiple CPLDs. In addition, designs that previously would have required a gate array to meet performance goals can now be integrated into an SX device with dramatic improvements in cost and time to market. Using timingdriven place-and-route tools, designers can achieve highly deterministic device performance. With SX devices, designers do not need to use complicated performance-enhancing design techniques such as the use of redundant logic to reduce fanout on critical nets or the instantiation of macros in HDL code to achieve high performance.

I/O Modules

Each I/O on an SX device can be configured as an input, an output, a tristate output, or a bidirectional pin.

Even without the inclusion of dedicated I/O registers, these I/Os, in combination with array registers, can achieve clock-to-out (pad-to-pad) timing as fast as 3.7 ns. I/O cells that have embedded latches and flip-flops require instantiation in HDL code; this is a design complication not encountered in SX FPGAs. Fast pin-to-pin timing ensures that the device will have little trouble interfacing with any other device in the system, which in turn enables parallel design of system components and reduces overall design time.

Power Requirements

The SX family supports 3.3 V operation and is designed to tolerate 5.0 V inputs. (Table 1-1). Power consumption is extremely low due to the very short distances signals are required to travel to complete a circuit. Power requirements are further reduced because of the small number of low-resistance antifuses in the path. The antifuse architecture does not require active circuitry to hold a charge (as do SRAM or EPROM), making it the lowest power architecture on the market.

Table 1-1 • Supply Voltages

Device	V _{CCA}	V _{CCI}	V _{CCR}	Maximum Input Tolerance	Maximum Output Drive
A54SX08 A54SX16 A54SX32	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
A54SX16-P*	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
	3.3 V	3.3 V	5.0 V	5.0 V	3.3 V
	3.3 V	5.0 V	5.0 V	5.0 V	5.0 V

Note: *A54SX16-P has three different entries because it is capable of both a 3.3 V and a 5.0 V drive.




Figure 1-8 • Probe Setup

Programming

Device programming is supported through Silicon Sculptor series of programmers. In particular, Silicon Sculptor II are compact, robust, single-site and multi-site device programmer for the PC.

With standalone software, Silicon Sculptor II allows concurrent programming of multiple units from the same PC, ensuring the fastest programming times possible. Each fuse is subsequently verified by Silicon Sculptor II to insure correct programming. In addition, integrity tests ensure that no extra fuses are programmed. Silicon Sculptor II also provides extensive hardware self-testing capability.

The procedure for programming an SX device using Silicon Sculptor II are as follows:

- 1. Load the .AFM file
- 2. Select the device to be programmed
- 3. Begin programming

When the design is ready to go to production, Actel offers device volume-programming services either through distribution partners or via in-house programming from the factory.

For more details on programming SX devices, refer to the *Programming Antifuse Devices* application note and the *Silicon Sculptor II User's Guide*.

3.3 V / 5 V Operating Conditions

Table 1-3 • Absolute Maximum Ratings¹

Symbol	Parameter	Limits	Units
V _{CCR} ²	DC Supply Voltage ³	-0.3 to + 6.0	V
V_{CCA}^2	DC Supply Voltage	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX08, A54SX16, A54SX32)	-0.3 to + 4.0	V
V _{CCI} ²	DC Supply Voltage (A54SX16P)	-0.3 to + 6.0	V
V _I	Input Voltage	-0.5 to + 5.5	V
V _O	Output Voltage	-0.5 to + 3.6	V
I _{IO}	I/O Source Sink Current ³	−30 to + 5.0	mA
T _{STG}	Storage Temperature	–65 to +150	°C

Notes

- 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Device should not be operated outside the Recommended Operating Conditions.
- 2. V_{CCR} in the A54SX16P must be greater than or equal to V_{CCI} during power-up and power-down sequences and during normal operation.
- 3. Device inputs are normally high impedance and draw extremely low current. However, when input voltage is greater than V_{CC} + 0.5 V or less than GND 0.5 V, the internal protection diodes will forward-bias and can draw excessive current.

Table 1-4 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to + 70	-40 to + 85	-55 to +125	°C
3.3 V Power Supply Tolerance	±10	±10	±10	%V _{CC}
5.0 V Power Supply Tolerance	±5	±10	±10	%V _{CC}

Note: *Ambient temperature (T_A) is used for commercial and industrial; case temperature (T_C) is used for military.

Table 1-5 • **Electrical Specifications**

		Comm	ercial	Indus	Industrial		
Symbol	Parameter	Min.	Мах.	Min.	Max.	Units	
V _{OH}	(I _{OH} = -20 μA) (CMOS)	(V _{CCI} – 0.1)	V _{CCI}	(V _{CCI} – 0.1)	V _{CCI}	V	
	$(I_{OH} = -8 \text{ mA}) \text{ (TTL)}$	2.4	V_{CCI}				
	$(I_{OH} = -6 \text{ mA}) \text{ (TTL)}$			2.4	V_{CCI}		
V _{OL}	(I _{OL} = 20 μA) (CMOS)		0.10			V	
	$(I_{OL} = 12 \text{ mA}) \text{ (TTL)}$		0.50				
	$(I_{OL} = 8 \text{ mA}) \text{ (TTL)}$				0.50		
V_{IL}			8.0		0.8	V	
V_{IH}		2.0		2.0		V	
t _R , t _F	Input Transition Time t _R , t _F		50		50	ns	
C _{IO}	C _{IO} I/O Capacitance		10		10	pF	
I _{CC}	Standby Current, I _{CC}		4.0		4.0	mA	
$I_{CC(D)}$	I _{CC(D)} I _{Dynamic} V _{CC} Supply Current	See '	'Evaluating F	ower in SX Device	es" on page ´	1-16.	

1-8 v3.2


A54SX16P AC Specifications (3.3 V PCI Operation)

Table 1-9 • A54SX16P AC Specifications (3.3 V PCI Operation)

Symbol	Parameter	Condition	Min.	Max.	Units
	Switching Current High	$0 < V_{OUT} \le 0.3 V_{CC}^{1}$			mA
		$0.3V_{CC} \le V_{OUT} < 0.9V_{CC}^{1}$	–12V _{CC}		mA
I _{OH} (AC)		$0.7V_{CC} < V_{OUT} < V_{CC}^{1, 2}$	-17.1 + (V _{CC} - V _{OUT})	EQ 1-3 on page 1-14	
	(Test Point)	$V_{OUT} = 0.7V_{CC}^2$		-32V _{CC}	mA
	Switching Current High	$V_{CC} > V_{OUT} \ge 0.6 V_{CC}^{1}$			mA
1		$0.6V_{CC} > V_{OUT} > 0.1V_{CC}^{1}$	16V _{CC}		mA
I _{OL(AC)}		$0.18V_{CC} > V_{OUT} > 0^{1, 2}$	26.7V _{OUT}	EQ 1-4 on page 1-14	mA
	(Test Point)	$V_{OUT} = 0.18V_{CC}^2$		38V _{CC}	
I _{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	-25 + (V _{IN} + 1)/0.015		mA
I _{CH}	High Clamp Current	$-3 < V_{IN} \le -1$	25 + (V _{IN} – V _{OUT} – 1)/0.015		mA
slew _R	Output Rise Slew Rate ³	0.2V _{CC} to 0.6V _{CC} load	1	4	V/ns
slew _F	Output Fall Slew Rate ³	0.6V _{CC} to 0.2V _{CC} load	1	4	V/ns

Notes:

- 1. Refer to the V/I curves in Figure 1-10 on page 1-14. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST# which are system outputs. "Switching Current High" specification are not relevant to SERR#, INTA#, INTB#, INTC#, and INTD# which are open drain outputs.
- 2. Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D) are provided with the respective diagrams in Figure 1-10 on page 1-14. The equation defined maxima should be met by design. In order to facilitate component testing, a maximum current test point is defined for each side of the output driver.
- 3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.





Power-Up Sequencing

Table 1-10 • Power-Up Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Up Sequence	Comments
A54SX08, A545	SX16, A54SX32			
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
A54SX16P				
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	Possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

Note: No inputs should be driven (high or low) before completion of power-up.

Power-Down Sequencing

Table 1-11 • Power-Down Sequencing

V _{CCA}	V _{CCR}	V _{CCI}	Power-Down Sequence	Comments
A54SX08, A54S	X16, A54SX32			_
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
A54SX16P			•	_
3.3 V	3.3 V	3.3 V	3.3 V Only	No possible damage to device
3.3 V	5.0 V	3.3 V	5.0 V First 3.3 V Second	Possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device
3.3 V	5.0 V	5.0 V	5.0 V First 3.3 V Second	No possible damage to device
			3.3 V First 5.0 V Second	No possible damage to device

Note: No inputs should be driven (high or low) after the beginning of the power-down sequence.

Evaluating Power in SX Devices

A critical element of system reliability is the ability of electronic devices to safely dissipate the heat generated during operation. The thermal characteristics of a circuit depend on the device and package used, the operating temperature, the operating current, and the system's ability to dissipate heat.

You should complete a power evaluation early in the design process to help identify potential heat-related problems in the system and to prevent the system from exceeding the device's maximum allowed junction temperature.

The actual power dissipated by most applications is significantly lower than the power the package can dissipate. However, a thermal analysis should be performed for all projects. To perform a power evaluation, follow these steps:

- Estimate the power consumption of the application.
- Calculate the maximum power allowed for the device and package.
- 3. Compare the estimated power and maximum power values.

Estimating Power Consumption

The total power dissipation for the SX family is the sum of the DC power dissipation and the AC power dissipation. Use EQ 1-5 to calculate the estimated power consumption of your application.

$$P_{Total} = P_{DC} + P_{AC}$$

EQ 1-5

n

DC Power Dissipation

The power due to standby current is typically a small component of the overall power. The Standby power is shown in Table 1-12 for commercial, worst-case conditions (70°C).

Table 1-12 • Standby Power

I _{CC}	V _{CC}	Power
4 mA	3.6 V	14.4 mW

The DC power dissipation is defined in EQ 1-6.

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + \\ (I_{standby}) \times V_{CCI} + xV_{OL} \times I_{OL} + y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-6

AC Power Dissipation

The power dissipation of the SX Family is usually dominated by the dynamic power dissipation. Dynamic power dissipation is a function of frequency, equivalent capacitance, and power supply voltage. The AC power dissipation is defined in EQ 1-7 and EQ 1-8.

EQ 1-7

$$\begin{split} P_{AC} &= V_{CCA}^2 \times [(m \times C_{EQM} \times f_m)_{Module} + \\ (n \times C_{EQI} \times f_n)_{Input \ Buffer} + (p \times (C_{EQO} + C_L) \times f_p)_{Output \ Buffer} + \\ (0.5 \times (q_1 \times C_{EQCR} \times f_{q_1}) + (r_1 \times f_{q_1}))_{RCLKA} + \\ (0.5 \times (q_2 \times CEQCR \times f_{q_2}) + (r_2 \times f_{q_2}))_{RCLKB} + \\ (0.5 \times (s_1 \times C_{EOHV} \times f_{s_1}) + (C_{EOHF} \times f_{s_1}))_{HCLK}] \end{split}$$

EQ 1-8

Definition of Terms Used in Formula

 $m = Number of logic modules switching at <math>f_m$

Number of input buffers switching at f_n

p = Number of output buffers switching at f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

x = Number of I/Os at logic low

y = Number of I/Os at logic high

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

s₁ = Number of clock loads on the dedicated array

C_{EOM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EOO} = Equivalent capacitance of output buffers in pF

 C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_{EQHV} = Variable capacitance of dedicated array clock

C_{EOHF} = Fixed capacitance of dedicated array clock

C_I = Output lead capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

 f_{q1} = Average first routed array clock rate in MHz

f_{q2} = Average second routed array clock rate in MHz

f_{s1} = Average dedicated array clock rate in MHz

1-16 v3.2

Step 1: Define Terms Used in Formula

	V_{CCA}	3.3
Module		
Number of logic modules switching at f_m (Used 50%)	m	264
Average logic modules switching rate f_m (MHz) (Guidelines: f/10)	f _m	20
Module capacitance C _{EQM} (pF)	C_{EQM}	4.0
Input Buffer		
Number of input buffers switching at f_n	n	1
Average input switching rate f _n (MHz) (Guidelines: f/5)	f _n	40
Input buffer capacitance C _{EQI} (pF)	C_{EQI}	3.4
Output Buffer		
Number of output buffers switching at f_p	p	1
Average output buffers switching rate fp(MHz) (Guidelines: f/10)	f_p	20
Output buffers buffer capacitance C _{EQO} (pF)	C_{EQO}	4.7
Output Load capacitance C _L (pF)	C_L	35
RCLKA		
Number of Clock loads q ₁	q_1	528
Capacitance of routed array clock (pF)	C_{EQCR}	1.6
Average clock rate (MHz)	f_{q1}	200
Fixed capacitance (pF)	r ₁	138
RCLKB		
Number of Clock loads q ₂	q_2	0
Capacitance of routed array clock (pF)	C_{EQCR}	1.6
Average clock rate (MHz)	f_{q2}	0
Fixed capacitance (pF)	r ₂	138
HCLK		
Number of Clock loads	s ₁	0
Variable capacitance of dedicated array clock (pF)	C_{EQHV}	0.61 5
Fixed capacitance of dedicated array clock (pF)	C_{EQHF}	96
Average clock rate (MHz)	f_{s1}	0

Step 2: Calculate Dynamic Power Consumption

$V_{CCA} \times V_{CCA}$	10.89
$m \times f_m \times C_{EQM}$	0.02112
$n \times f_n \times C_{EQI}$	0.000136
$p \times f_p \times (C_{EQO} + C_L)$	0.000794
$0.5 (q_1 \times C_{EQCR} \times f_{q1}) + (r_1 \times f_{q1})$	0.11208
$0.5(q_2 \times C_{EQCR} \times f_{q2}) + (r_2 \times f_{q2})$	0
$0.5 (s_1 \times C_{EQHV} \times f_{s1}) + (C_{EQHF} \times f_{s1})$	0
$P_{AC} = 1.461 \text{ W}$	

Step 3: Calculate DC Power Dissipation DC Power Dissipation

$$\begin{split} P_{DC} &= (I_{standby}) \times V_{CCA} + (I_{standby}) \times V_{CCR} + (I_{standby}) \times \\ V_{CCI} &+ X \times V_{OL} \times I_{OL} + Y(V_{CCI} - V_{OH}) \times V_{OH} \end{split}$$

EQ 1-12

For a rough estimate of DC Power Dissipation, only use $P_{DC} = (I_{standby}) \times V_{CCA}$. The rest of the formula provides a very small number that can be considered negligible.

$$P_{DC} = (I_{standby}) \times V_{CCA}$$

 $P_{DC} = .55 \text{ mA} \times 3.3 \text{ V}$
 $P_{DC} = 0.001815 \text{ W}$

Step 4: Calculate Total Power Consumption

$$P_{Total} = P_{AC} + P_{DC}$$

 $P_{Total} = 1.461 + 0.001815$
 $P_{Total} = 1.4628 W$

Step 5: Compare Estimated Power Consumption against Characterized Power Consumption

The estimated total power consumption for this design is 1.46 W. The characterized power consumption for this design at 200 MHz is 1.0164 W.

1-18 v3.2

Table 1-17 • A54SX08 Timing Characteristics (Continued) (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' Speed		'-1' Speed		'Std' Speed		
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network									
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.0		1.1		1.3		1.5	ns
t_{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.0		1.2		1.4		1.6	ns
t_{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t_{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.1		0.2		0.2		0.2	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f_{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		1.3		1.5		1.7		2.0	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell Input)		1.4		1.6		1.8		2.1	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		1.4		1.7		1.9		2.2	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		1.5		1.7		2.0		2.3	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		1.5		1.7		1.9		2.2	ns
t_{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		1.5		1.8		2.0		2.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.1		0.2		0.2		0.2	ns
t _{RCKSW}	Maximum Skew (50% load)		0.3		0.3		0.4		0.4	ns
t _{RCKSW}	Maximum Skew (100% load)		0.3		0.3		0.4		0.4	ns
TTL Output	Module Timing1									
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t_{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns

Note:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn}$, $t_{RCO}+t_{RD1}+t_{PDn}$, or $t_{PD1}+t_{RD1}+t_{SUD}$, whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

A54SX16 Timing Characteristics

Table 1-18 • A54SX16 Timing Characteristics (Worst-Case Commercial Conditions, V_{CCR} = 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

	(Norse case commercial conditions, t		Speed		Speed	'-1' \$	Speed	'Std'	Speed	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
C-Cell Propa	agation Delays ¹									
t _{PD}	Internal Array Module		0.6		0.7		8.0		0.9	ns
Predicted R	outing Delays ²									
t _{DC}	FO = 1 Routing Delay, Direct Connect		0.1		0.1		0.1		0.1	ns
t _{FC}	FO = 1 Routing Delay, Fast Connect		0.3		0.4		0.4		0.5	ns
t _{RD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{RD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{RD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{RD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{RD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{RD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns
R-Cell Timir	ıg									
t _{RCO}	Sequential Clock-to-Q		0.8		1.1		1.2		1.4	ns
t _{CLR}	Asynchronous Clear-to-Q		0.5		0.6		0.7		8.0	ns
t _{PRESET}	Asynchronous Preset-to-Q		0.7		8.0		0.9		1.0	ns
t _{SUD}	Flip-Flop Data Input Set-Up	0.5		0.5		0.7		8.0		ns
t _{HD}	Flip-Flop Data Input Hold	0.0		0.0		0.0		0.0		ns
t _{WASYN}	Asynchronous Pulse Width	1.4		1.6		1.8		2.1		ns
Input Modu	ile Propagation Delays									
t _{INYH}	Input Data Pad-to-Y HIGH		1.5		1.7		1.9		2.2	ns
t _{INYL}	Input Data Pad-to-Y LOW		1.5		1.7		1.9		2.2	ns
Predicted In	nput Routing Delays ²									
t _{IRD1}	FO = 1 Routing Delay		0.3		0.4		0.4		0.5	ns
t _{IRD2}	FO = 2 Routing Delay		0.6		0.7		8.0		0.9	ns
t _{IRD3}	FO = 3 Routing Delay		8.0		0.9		1.0		1.2	ns
t _{IRD4}	FO = 4 Routing Delay		1.0		1.2		1.4		1.6	ns
t _{IRD8}	FO = 8 Routing Delay		1.9		2.2		2.5		2.9	ns
t _{IRD12}	FO = 12 Routing Delay		2.8		3.2		3.7		4.3	ns

Notes:

- 1. For dual-module macros, use $t_{PD}+t_{RD1}+t_{PDn},\ t_{RCO}+t_{RD1}+t_{PDn},\ or\ t_{PD1}+t_{RD1}+t_{SUD},\ whichever\ is\ appropriate.$
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.
- 3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} , the loading is 5 pF.

1-26 v3.2

Table 1-20 • A54SX32 Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, V_{CCR}= 4.75 V, V_{CCA}, V_{CCI} = 3.0 V, T_J = 70°C)

		'-3' 9	Speed	'-2' \$	Speed	'-1' 9	peed	'Std'	Speed	
Parameter	Description	Min.	Мах.	Min.	Мах.	Min.	Мах.	Min.	Мах.	Units
Dedicated (Hardwired) Array Clock Network										
t _{HCKH}	Input LOW to HIGH (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HCKL}	Input HIGH to LOW (pad to R-Cell input)		1.9		2.1		2.4		2.8	ns
t _{HPWH}	Minimum Pulse Width HIGH	1.4		1.6		1.8		2.1		ns
t _{HPWL}	Minimum Pulse Width LOW	1.4		1.6		1.8		2.1		ns
t _{HCKSW}	Maximum Skew		0.3		0.4		0.4		0.5	ns
t _{HP}	Minimum Period	2.7		3.1		3.6		4.2		ns
f _{HMAX}	Maximum Frequency		350		320		280		240	MHz
Routed Arra	ay Clock Networks									
t _{RCKH}	Input LOW to HIGH (light load) (pad to R-Cell input)		2.4		2.7		3.0		3.5	ns
t _{RCKL}	Input HIGH to LOW (light load) (pad to R-Cell input)		2.4		2.7		3.1		3.6	ns
t _{RCKH}	Input LOW to HIGH (50% load) (pad to R-Cell input)		2.7		3.0		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (50% load) (pad to R-Cell input)		2.7		3.1		3.6		4.2	ns
t _{RCKH}	Input LOW to HIGH (100% load) (pad to R-Cell input)		2.7		3.1		3.5		4.1	ns
t _{RCKL}	Input HIGH to LOW (100% load) (pad to R-Cell input)		2.8		3.2		3.6		4.3	ns
t _{RPWH}	Min. Pulse Width HIGH	2.1		2.4		2.7		3.2		ns
t _{RPWL}	Min. Pulse Width LOW	2.1		2.4		2.7		3.2		ns
t _{RCKSW}	Maximum Skew (light load)		0.85		0.98		1.1		1.3	ns
t _{RCKSW}	Maximum Skew (50% load)		1.23		1.4		1.6		1.9	ns
t _{RCKSW}	Maximum Skew (100% load)		1.30		1.5		1.7		2.0	ns
TTL Output Module Timing ³										
t _{DLH}	Data-to-Pad LOW to HIGH		1.6		1.9		2.1		2.5	ns
t _{DHL}	Data-to-Pad HIGH to LOW		1.6		1.9		2.1		2.5	ns
t _{ENZL}	Enable-to-Pad, Z to L		2.1		2.4		2.8		3.2	ns
t _{ENZH}	Enable-to-Pad, Z to H		2.3		2.7		3.1		3.6	ns
t _{ENLZ}	Enable-to-Pad, L to Z		1.4		1.7		1.9		2.2	ns
t _{ENHZ}	Enable-to-Pad, H to Z		1.3		1.5		1.7		2.0	ns

Note:

- 1. For dual-module macros, use t_{PD} + t_{RD1} + t_{PDn} , t_{RCO} + t_{RD1} + t_{PDn} , or t_{PD1} + t_{RD1} + t_{SUD} , whichever is appropriate.
- 2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based on actual routing delay measurements performed on the device prior to shipment.

3. Delays based on 35 pF loading, except t_{ENZL} and t_{ENZH} . For t_{ENZL} and t_{ENZH} the loading is 5 pF.

1-32 v3.2



Pin Description

CLKA/B Clock A and B

These pins are 3.3 V / 5.0 V PCI/TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the R-cells. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating. (For A54SX72A, these clocks can be configured as bidirectional.)

GND Ground

LOW supply voltage.

HCLK Dedicated (hardwired) Array Clock

This pin is the 3.3 V / 5.0 V PCI/TTL clock input for sequential modules. This input is directly wired to each R-cell and offers clock speeds independent of the number of R-cells being driven. If not used, this pin must be set LOW or HIGH on the board. It must not be left floating.

I/O Input/Output

The I/O pin functions as an input, output, tristate, or bidirectional buffer. Based on certain configurations, input and output levels are compatible with standard TTL, LVTTL, 3.3 V PCI or 5.0 V PCI specifications. Unused I/O pins are automatically tristated by the Designer Series software.

NC No Connection

This pin is not connected to circuitry within the device.

PRA, I/O Probe A

The Probe A pin is used to output data from any userdefined design node within the device. This independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

PRB. I/O Probe B

The Probe B pin is used to output data from any node within the device. This diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality.

TCK Test Clock

Test clock input for diagnostic probe and device programming. In flexible mode, TCK becomes active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDI Test Data Input

Serial input for boundary scan testing and diagnostic probe. In flexible mode, TDI is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TDO Test Data Output

Serial output for boundary scan testing. In flexible mode, TDO is active when the TMS pin is set LOW (refer to Table 1-2 on page 1-6). This pin functions as an I/O when the boundary scan state machine reaches the "logic reset" state.

TMS Test Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI, and TDO pins are boundary scan pins (refer to Table 1-2 on page 1-6). Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications.

V_{CCI} Supply Voltage

Supply voltage for I/Os. See Table 1-1 on page 1-5.

V_{CCA} Supply Voltage

Supply voltage for Array. See Table 1-1 on page 1-5.

V_{CCR} Supply Voltage

Supply voltage for input tolerance (required for internal biasing). See Table 1-1 on page 1-5.

Package Pin Assignments

84-Pin PLCC




Figure 2-1 • 84-Pin PLCC (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

v3.2 2-1



	144-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function		
73	GND	GND	GND		
74	I/O	1/0	I/O		
75	I/O	I/O	I/O		
76	I/O	I/O	I/O		
77	I/O	I/O	I/O		
78	I/O	I/O	I/O		
79	V_{CCA}	V_{CCA}	V_{CCA}		
80	V _{CCI}	V _{CCI}	V_{CCI}		
81	GND	GND	GND		
82	I/O	I/O	I/O		
83	I/O	I/O	I/O		
84	I/O	I/O	I/O		
85	I/O	I/O	I/O		
86	I/O	1/0	I/O		
87	I/O	1/0	I/O		
88	I/O	1/0	I/O		
89	V _{CCA}	V _{CCA}	V _{CCA}		
90	V_{CCR}	V_{CCR}	V_{CCR}		
91	I/O	1/0	I/O		
92	I/O	1/0	I/O		
93	I/O	1/0	I/O		
94	I/O	1/0	I/O		
95	I/O	1/0	I/O		
96	I/O	1/0	I/O		
97	I/O	I/O	I/O		
98	V_{CCA}	V_{CCA}	V_{CCA}		
99	GND	GND	GND		
100	I/O	I/O	I/O		
101	GND	GND	GND		
102	V _{CCI}	V _{CCI}	V _{CCI}		
103	I/O	I/O	I/O		
104	I/O	1/0	I/O		
105	I/O	1/0	I/O		
106	I/O	1/0	I/O		
107	I/O	1/0	I/O		
108	I/O	I/O	I/O		

	144-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16P Function	A54SX32 Function			
109	GND	GND	GND			
110	I/O	1/0	I/O			
111	I/O	1/0	1/0			
112	I/O	1/0	I/O			
113	I/O	1/0	I/O			
114	I/O	1/0	1/0			
115	V _{CCI}	V _{CCI}	V _{CCI}			
116	I/O	I/O	I/O			
117	I/O	1/0	I/O			
118	I/O	1/0	I/O			
119	I/O	1/0	I/O			
120	I/O	1/0	I/O			
121	I/O	1/0	I/O			
122	I/O	1/0	I/O			
123	I/O	1/0	I/O			
124	I/O	I/O	I/O			
125	CLKA	CLKA	CLKA			
126	CLKB	CLKB	CLKB			
127	V_{CCR}	V_{CCR}	V_{CCR}			
128	GND	GND	GND			
129	V_{CCA}	V_{CCA}	V_{CCA}			
130	I/O	I/O	I/O			
131	PRA, I/O	PRA, I/O	PRA, I/O			
132	I/O	I/O	I/O			
133	I/O	I/O	I/O			
134	I/O	I/O	I/O			
135	I/O	I/O	I/O			
136	I/O	I/O	I/O			
137	I/O	I/O	I/O			
138	I/O	I/O	I/O			
139	I/O	I/O	I/O			
140	V _{CCI}	V _{CCI}	V _{CCI}			
141	I/O	I/O	I/O			
142	I/O	I/O	I/O			
143	I/O	1/0	I/O			
144	TCK, I/O	TCK, I/O	TCK, I/O			

v3.2 2-9

	176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
69	HCLK	HCLK	HCLK			
70	I/O	I/O	I/O			
71	I/O	1/0	I/O			
72	I/O	I/O	I/O			
73	I/O	I/O	I/O			
74	I/O	I/O	I/O			
75	I/O	I/O	I/O			
76	I/O	I/O	I/O			
77	I/O	I/O	I/O			
78	I/O	I/O	I/O			
79	NC	1/0	I/O			
80	I/O	1/0	I/O			
81	NC	1/0	I/O			
82	V _{CCI}	V _{CCI}	V _{CCI}			
83	I/O	I/O	I/O			
84	I/O	I/O	I/O			
85	I/O	1/0	I/O			
86	I/O	1/0	I/O			
87	TDO, I/O	TDO, I/O	TDO, I/O			
88	I/O	I/O	I/O			
89	GND	GND	GND			
90	NC	1/0	I/O			
91	NC	I/O	I/O			
92	I/O	I/O	I/O			
93	I/O	1/0	I/O			
94	I/O	I/O	I/O			
95	I/O	I/O	I/O			
96	I/O	I/O	I/O			
97	I/O	I/O	I/O			
98	V_{CCA}	V _{CCA}	V_{CCA}			
99	V _{CCI}	V _{CCI}	V _{CCI}			
100	I/O	I/O	I/O			
101	I/O	I/O	I/O			
102	I/O	1/0	I/O			

	176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
103	1/0	1/0	I/O			
104	I/O	1/0	1/0			
105	I/O	1/0	1/0			
106	I/O	1/0	I/O			
107	I/O	I/O	1/0			
108	GND	GND	GND			
109	V_{CCA}	V_{CCA}	V_{CCA}			
110	GND	GND	GND			
111	I/O	I/O	1/0			
112	I/O	I/O	1/0			
113	I/O	I/O	I/O			
114	I/O	I/O	I/O			
115	I/O	I/O	1/0			
116	I/O	I/O	I/O			
117	I/O	I/O	I/O			
118	NC	I/O	1/0			
119	I/O	I/O	1/0			
120	NC	1/0	I/O			
121	NC	1/0	I/O			
122	V_{CCA}	V _{CCA}	V _{CCA}			
123	GND	GND	GND			
124	V _{CCI}	V _{CCI}	V _{CCI}			
125	I/O	I/O	1/0			
126	I/O	I/O	1/0			
127	I/O	I/O	1/0			
128	I/O	I/O	1/0			
129	I/O	I/O	1/0			
130	I/O	I/O	1/0			
131	NC	I/O	I/O			
132	NC	I/O	1/0			
133	GND	GND	GND			
134	I/O	I/O	I/O			
135	I/O	I/O	I/O			
136	I/O	1/0	I/O			

2-12 v3.2



176-Pin TQFP				
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function	
137	I/O	I/O	I/O	
138	I/O	I/O	1/0	
139	I/O	I/O	I/O	
140	V _{CCI}	V _{CCI}	V _{CCI}	
141	I/O	I/O	1/0	
142	I/O	I/O	I/O	
143	I/O	I/O	1/0	
144	I/O	I/O	I/O	
145	I/O	I/O	1/0	
146	I/O	I/O	1/0	
147	I/O	I/O	I/O	
148	I/O	I/O	I/O	
149	I/O	I/O	1/0	
150	I/O	I/O	I/O	
151	I/O	I/O	I/O	
152	CLKA	CLKA	CLKA	
153	CLKB	CLKB	CLKB	
154	V_{CCR}	V_{CCR}	V_{CCR}	
155	GND	GND	GND	
156	V_{CCA}	V_{CCA}	V_{CCA}	

	176-Pin TQFP					
Pin Number	A54SX08 Function	A54SX16, A54SX16P Function	A54SX32 Function			
157	PRA, I/O	PRA, I/O	PRA, I/O			
158	I/O	I/O	1/0			
159	I/O	I/O	1/0			
160	I/O	I/O	1/0			
161	I/O	I/O	1/0			
162	I/O	I/O	1/0			
163	I/O	I/O	1/0			
164	I/O	I/O	1/0			
165	I/O	I/O	1/0			
166	I/O	I/O	1/0			
167	I/O	I/O	1/0			
168	NC	I/O	1/0			
169	V _{CCI}	V _{CCI}	V _{CCI}			
170	I/O	I/O	1/0			
171	NC	I/O	1/0			
172	NC	I/O	1/0			
173	NC	I/O	I/O			
174	I/O	I/O	1/0			
175	I/O	I/O	1/0			
176	TCK, I/O	TCK, I/O	TCK, I/O			

v3.2 2-13

313-Pin PBGA




Figure 2-6 • 313-Pin PBGA (Top View)

Note

For Package Manufacturing and Environmental information, visit the Package Resource center at http://www.actel.com/products/rescenter/package/index.html.

2-16 v3.2

329-Piı	329-Pin PBGA				
Pin Number	A54SX32 Function				
T22	1/0				
T23	I/O				
U1	I/O				
U2	I/O				
U3	V_{CCA}				
U4	I/O				
U20	I/O				
U21	V_{CCA}				
U22	I/O				
U23	I/O				
V1	V _{CCI}				
V2	I/O				
V3	I/O				

329-Pin PBGA				
Pin Number	A54SX32 Function			
V4	I/O			
V20	I/O			
V21	I/O			
V22	I/O			
V23	I/O			
W1	I/O			
W2	I/O			
W3	I/O			
W4	I/O			
W20	I/O			
W21	I/O			
W22	I/O			

329-Pin PBGA				
Pin Number	A54SX32 Function			
W23	NC			
Y1	NC			
Y2	I/O			
Y3	1/0			
Y4	GND			
Y5	I/O			
Y6	1/0			
Y7	1/0			
Y8	1/0			
Y9	1/0			
Y10	1/0			
Y11	I/O			

329-Pin PBGA				
Pin Number	A54SX32 Function			
Y12	V_{CCA}			
Y13	V_{CCR}			
Y14	I/O			
Y15	1/0			
Y16	1/0			
Y17	I/O			
Y18	I/O			
Y19	I/O			
Y20	GND			
Y21	I/O			
Y22	I/O			
Y23	I/O			

2-22 v3.2

144-Piı	n FBGA
Pin Number	A54SX08 Function
A1	I/O
A2	I/O
А3	I/O
A4	I/O
A5	V_{CCA}
A6	GND
A7	CLKA
A8	I/O
A9	I/O
A10	I/O
A11	I/O
A12	I/O
B1	I/O
B2	GND
В3	I/O
B4	I/O
B5	I/O
В6	I/O
В7	CLKB
B8	I/O
B9	I/O
B10	1/0
B11	GND
B12	1/0
C1	I/O
C2	I/O
C3	TCK, I/O
C4	I/O
C5	I/O
C6	PRA, I/O
C7	I/O
C8	I/O
C9	I/O
C10	I/O
C11	I/O
C12	I/O

144-Pin FBGA		
Pin Number	A545X08 Function	
D1	1/0	
D2	V _{CCI}	
D3	TDI, I/O	
D4	I/O	
D5	I/O	
D6	I/O	
D7	I/O	
D8	I/O	
D9	1/0	
D10	1/0	
D11	I/O	
D12	I/O	
E1	I/O	
E2	I/O	
E3	I/O	
E4	I/O	
E5	TMS	
E6	V _{CCI}	
E7	V _{CCI}	
E8	V _{CCI}	
E9	V_{CCA}	
E10	1/0	
E11	GND	
E12	1/0	
F1	1/0	
F2	1/0	
F3	V_{CCR}	
F4	1/0	
F5	GND	
F6	GND	
F7	GND	
F8	V _{CCI}	
F9	I/O	
F10	GND	
F11	1/0	
F12	1/0	

144-Pin FBGA		
Pin Number	A54SX08 Function	
G1	I/O	
G2	GND	
G3	I/O	
G4	I/O	
G5	GND	
G6	GND	
G7	GND	
G8	V _{CCI}	
G9	I/O	
G10	I/O	
G11	I/O	
G12	I/O	
H1	I/O	
H2	I/O	
Н3	I/O	
H4	I/O	
H5	V _{CCA} V _{CCA} V _{CCI} V _{CCI}	
H6	V_{CCA}	
H7	V _{CCI}	
Н8	V _{CCI}	
H9	V _{CCA}	
H10	1/0	
H11	1/0	
H12	V_{CCR}	
J1	1/0	
J2	I/O	
J3	I/O	
J4	I/O	
J5	1/0	
J6	PRB, I/O	
J7	I/O	
J8	I/O	
J9	I/O	
J10	I/O	
J11	I/O	
J12	V_{CCA}	

144-Pin FBGA		
Pin Number	A54SX08 Function	
K1	I/O	
K2	I/O	
K3	I/O	
K4	I/O	
K5	I/O	
K6	I/O	
K7	GND	
K8	I/O	
К9	I/O	
K10	GND	
K11	I/O	
K12	I/O	
L1	GND	
L2	I/O	
L3	I/O	
L4	I/O	
L5	I/O	
L6	I/O	
L7	HCLK	
L8	I/O	
L9	I/O	
L10	1/0	
L11	1/0	
L12	I/O	
M1	I/O	
M2	1/0	
M3	I/O	
M4	I/O	
M5	1/0	
M6	1/0	
M7	V_{CCA}	
M8	I/O	
M9	I/O	
M10	I/O	
M11	TDO, I/O	
M12	I/O	

2-24 v3.2

Datasheet Information

List of Changes

The following table lists critical changes that were made in the current version of the document.

Previous Version	Changes in Current Version (v3.2)	Page
v3.1	The "Ordering Information" was updated to include RoHS information.	1-ii
(June 2003)	The Product Plan was removed since all products have been released.	N/A
	Information concerning the TRST pin in the "Probe Circuit Control Pins" section was removed.	1-6
	The "Dedicated Test Mode" section is new.	1-6
	The "Programming" section is new.	1-7
	A note was added to the "Power-Up Sequencing" table.	1-15
	A note was added to the "Power-Down Sequencing" table. The 3.3 V comments were updated for the following devices: A54SX08, A54SX16, A54SX32.	1-15
	U11 and U13 were added to the "313-Pin PBGA" table.	2-17
v3.0.1	Storage temperature in Table 1-3 was updated.	1-7
	Table 1-1 was updated.	1-5

Datasheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definitions of these categories are as follows:

Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

Unmarked (production)

This datasheet version contains information that is considered to be final.

Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

International Traffic in Arms Regulations (ITAR) and Export Administration Regulations (EAR)

The products described in this datasheet are subject to the International Traffic in Arms Regulations (ITAR) or the Export Administration Regulations (EAR). They may require an approved export license prior to their export. An export can include a release or disclosure to a foreign national inside or outside the United States.