



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | M16C/60 |
| Core Size | 16-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, I ² C, SIO, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 85 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 26x10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-BQFP |
| Supplier Device Package | 100-QFP (14x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f364aenfa-u0 |

Table 1.2 Specifications for the 100-Pin Package (2/2)

| Item | Function | Description |
|---|---|--|
| Timers | Timer A | 16-bit timer × 5 Timer mode, event counter mode, one-shot timer mode, pulse width modulation (PWM) mode Event counter two-phase pulse signal processing (two-phase encoder input) × 3 Programmable output mode × 3 |
| | Timer B | 16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode |
| | Three-phase motor control timer functions | <ul style="list-style-type: none"> • Three-phase inverter control (timer A1, timer A2, timer A4, timer B2) • On-chip dead time timer |
| | Real-time clock | Count: seconds, minutes, hours, days of the week |
| | PWM function | 8 bits × 2 |
| | Remote control signal receiver | <ul style="list-style-type: none"> • 2 circuits • 4 wave pattern matchings (differentiate wave pattern for headers, data 0, data 1, and special data) • 6-byte receive buffer (1 circuit only) • Operating frequency of 32 kHz |
| Serial Interface | UART0 to UART2, UART5 to UART7 | Clock synchronous/asynchronous × 6 channels I ² C-bus, IEBus, special mode 2 SIM (UART2) |
| | SI/O3, SI/O4 | Clock synchronization only × 2 channels |
| Multi-master I ² C-bus Interface | | 1 channel |
| CEC Functions (2) | | CEC transmit/receive, arbitration lost detection, ACK automatic output, operation frequency of 32 kHz |
| A/D Converter | | 10-bit resolution × 26 channels, including sample and hold function Conversion time: 1.72 μs |
| D/A Converter | | 8-bit resolution × 2 circuits |
| CRC Calculator | | CRC-CCITT ($X^{16} + X^{12} + X^5 + 1$), CRC-16 ($X^{16} + X^{15} + X^2 + 1$) compliant |
| Flash Memory | | <ul style="list-style-type: none"> • Program and erase power supply voltage: 2.7 to 5.5 V • Program and erase cycles: 1,000 times (program ROM 1, program ROM 2), 10,000 times (data flash) • Program security: ROM code protect, ID code check |
| Debug Functions | | On-chip debug, on-board flash rewrite, address match interrupt × 4 |
| Operation Frequency/Supply Voltage | | 25 MHz/VCC1 = 2.7 to 5.5 V, VCC2 = 2.7 V to VCC1 |
| Current Consumption | | Described in Electrical Characteristics |
| Operating Temperature | | -20°C to 85°C, -40°C to 85°C (1) |
| Package | | 100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A) |

Notes:

1. See Table 1.3 "Product List" for the operating temperature.
2. The CEC function indicates circuitry which supports the transmission and reception of CEC signals standardized by the High-Definition Multimedia Interface (HDMI). HDMI and High-Definition Multimedia Interface are registered trademarks of HDMI Licensing, LLC.




Figure 1.1 Part No., with Memory Size and Package




Figure 1.2 Marking Diagram (Top View)

1.4 Block Diagram

Figure 1.3 shows block diagram.




Figure 1.3 Block Diagram for the 100-Pin Package

Table 1.4 Pin Names for the 100-Pin Package (1/2)

| Pin No. | | Control Pin | Port | I/O Pin for Peripheral Function | | | | Bus Control Pin |
|---------|-----|-------------|------|---------------------------------|-------------|----------------------|------------------------------|-----------------|
| FA | FB | | | Interrupt | Timer | Serial interface | A/D converter, D/A converter | |
| 1 | 99 | | P9_6 | | | SOUT4 | ANEX1 | |
| 2 | 100 | | P9_5 | | | CLK4 | ANEX0 | |
| 3 | 1 | | P9_4 | | TB4IN/PWM1 | | DA1 | |
| 4 | 2 | | P9_3 | | TB3IN/PWM0 | | DA0 | |
| 5 | 3 | | P9_2 | | TB2IN/PMC0 | SOUT3 | | |
| 6 | 4 | | P9_1 | | TB1IN/PMC1 | SIN3 | | |
| 7 | 5 | | P9_0 | | TB0IN | CLK3 | | |
| 8 | 6 | BYTE | | | | | | |
| 9 | 7 | CNVSS | | | | | | |
| 10 | 8 | XCIN | P8_7 | | | | | |
| 11 | 9 | XCOUT | P8_6 | | | | | |
| 12 | 10 | RESET | | | | | | |
| 13 | 11 | XOUT | | | | | | |
| 14 | 12 | VSS | | | | | | |
| 15 | 13 | XIN | | | | | | |
| 16 | 14 | VCC1 | | | | | | |
| 17 | 15 | | P8_5 | NMI | SD | CEC | | |
| 18 | 16 | | P8_4 | INT2 | ZP | | | |
| 19 | 17 | | P8_3 | INT1 | | | | |
| 20 | 18 | | P8_2 | INT0 | | | | |
| 21 | 19 | | P8_1 | | TA4IN/U | CTS5/RTS5 | | |
| 22 | 20 | | P8_0 | | TA4OUT/U | RXD5/SCL5 | | |
| 23 | 21 | | P7_7 | | TA3IN | CLK5 | | |
| 24 | 22 | | P7_6 | | TA3OUT | TXD5/SDA5 | | |
| 25 | 23 | | P7_5 | | TA2IN/W | | | |
| 26 | 24 | | P7_4 | | TA2OUT/W | | | |
| 27 | 25 | | P7_3 | | TA1IN/V | CTS2/RTS2 | | |
| 28 | 26 | | P7_2 | | TA1OUT/V | CLK2 | | |
| 29 | 27 | | P7_1 | | TA0IN/TB5IN | RXD2/SCL2/SCLMM | | |
| 30 | 28 | | P7_0 | | TA0OUT | TXD2/SDA2/SDAMM | | |
| 31 | 29 | | P6_7 | | | TXD1/SDA1 | | |
| 32 | 30 | | P6_6 | | | RXD1/SCL1 | | |
| 33 | 31 | | P6_5 | | | CLK1 | | |
| 34 | 32 | | P6_4 | | | CTS1/RTS1/CTS0/CLKS1 | | |
| 35 | 33 | | P6_3 | | | TXD0/SDA0 | | |
| 36 | 34 | | P6_2 | | | RXD0/SCL0 | | |
| 37 | 35 | | P6_1 | | | CLK0 | | |
| 38 | 36 | | P6_0 | | RTCOUT | CTS0/RTS0 | | |
| 39 | 37 | CLKOUT | P5_7 | | | | | RDY |
| 40 | 38 | | P5_6 | | | | | ALE |
| 41 | 39 | | P5_5 | | | | | HOLD |
| 42 | 40 | | P5_4 | | | | | HLDA |
| 43 | 41 | | P5_3 | | | | | BCLK |
| 44 | 42 | | P5_2 | | | | | RD |
| 45 | 43 | | P5_1 | | | | | WRH/BHE |
| 46 | 44 | | P5_0 | | | | | WRL/WR |
| 47 | 45 | | P4_7 | | PWM1 | TXD7/SDA7 | | CS3 |
| 48 | 46 | | P4_6 | | PWM0 | RXD7/SCL7 | | CS2 |
| 49 | 47 | | P4_5 | | | CLK7 | | CS1 |
| 50 | 48 | | P4_4 | | | CTS7/RTS7 | | CS0 |

Table 1.7 Pin Functions for the 100-Pin Package (2/3)

| Signal Name | Pin Name | I/O | Power Supply | Description |
|---|--|-----|--------------|---|
| Main clock input | XIN | I | VCC1 | I/O for the main clock oscillator. Connect a ceramic resonator or crystal between pins XIN and XOUT. ⁽¹⁾ Input an external clock to XIN pin and leave XOUT pin open. |
| Main clock output | XOUT | O | VCC1 | |
| Sub clock input | XCIN | I | VCC1 | I/O for a sub clock oscillator. Connect a crystal between XCIN pin and XCOU pin. ⁽¹⁾ Input an external clock to XCIN pin and leave XCOU pin open. |
| Sub clock output | XCOU | O | VCC1 | |
| BCLK output | BCLK | O | VCC2 | Outputs the BCLK signal. |
| Clock output | CLKOUT | O | VCC2 | Outputs a clock with the same frequency as f _C , f ₁ , f ₈ , or f ₃₂ . |
| INT interrupt input | INT0 to INT2 | I | VCC1 | Input for the INT interrupt. |
| | INT3 to INT7 | I | VCC2 | |
| NMI interrupt input | NMI | I | VCC1 | Input for the NMI interrupt. |
| Key input interrupt input | KI0 to KI3 | I | VCC1 | Input for the key input interrupt. |
| Timer A | TA0OUT to TA4OUT | I/O | VCC1 | I/O for timers A0 to A4 (TA0OUT is N-channel open drain output). |
| | TA0IN to TA4IN | I | VCC1 | Input for timers A0 to A4. |
| | ZP | I | VCC1 | Input for Z-phase. |
| Timer B | TB0IN to TB5IN | I | VCC1 | Input for timers B0 to B5. |
| Three-phase motor control timer | U, \bar{U} , V, \bar{V} , W, \bar{W} | O | VCC1 | Output for the three-phase motor control timer. |
| | \bar{SD} | I | VCC1 | Forced cutoff input. |
| | IDU, IDV, IDW | I | VCC2 | Input for the position data. |
| Real-time clock output | RTCOUT | O | VCC1 | Output for the real-time clock. |
| PWM output | PWM0, PWM1 | O | VCC1, VCC2 | PWM output. |
| Remote control signal receiver input | PMC0, PMC1 | I | VCC1 | Input for the remote control signal receiver. |
| Serial interface UART0 to UART2, UART5 to UART7 | CTS0 to CTS2, CTS5 | I | VCC1 | Input pins to control data transmission. |
| | CTS6, CTS7 | I | VCC2 | |
| | RTS0 to RTS2, RTS5 | O | VCC1 | Output pins to control data reception. |
| | RTS6, RTS7 | O | VCC2 | |
| | CLK0 to CLK2, CLK5 | I/O | VCC1 | Transmit/receive clock I/O. |
| | CLK6, CLK7 | I/O | VCC2 | |
| | RXD0 to RXD2, RXD5 | I | VCC1 | Serial data input. |
| | RXD6, RXD7 | I | VCC2 | |
| | TXD0 to TXD2, TXD5 | O | VCC1 | Serial data output. ⁽²⁾ |
| | TXD6, TXD7 | O | VCC2 | |
| | CLKS1 | O | VCC1 | Output for the transmit/receive clock multiple-pin output function. |

Notes:

1. Contact the manufacturer of crystal/ceramic resonator regarding the oscillation characteristics.
2. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi (i = 0, 1, 5 to 7), SDAi, and SCLi can be selected as CMOS output pins or N-channel open drain output pins.

Table 1.8 Pin Functions for the 100-Pin Package (3/3)

| Signal Name | Pin Name | I/O | Power Supply | Description |
|---|--|-----|--------------|---|
| UART0 to UART2, UART5 to UART7 I ² C mode | SDA0 to SDA2, SDA5 | I/O | VCC1 | Serial data I/O. |
| | SDA6, SDA7 | I/O | VCC2 | |
| | SCL0 to SCL2, SCL5 | I/O | VCC1 | Transmit/receive clock I/O. |
| | SCL6, SCL7 | I/O | VCC2 | |
| Serial interface SI/O3, SI/O4 | CLK3, CLK4 | I/O | VCC1 | Transmit/receive clock I/O. |
| | SIN3, SIN4 | I | VCC1 | Serial data input. |
| | SOUT3, SOUT4 | O | VCC1 | Serial data output. |
| Multi-master I ² C-bus interface | SDAMM | I/O | VCC1 | Serial data I/O (N-channel open drain output). |
| | SCLMM | I/O | VCC1 | Transmit/receive clock I/O (N-channel open drain output). |
| CEC I/O | CEC | I/O | VCC1 | CEC I/O (N-channel open drain output). |
| Reference voltage input | VREF | I | VCC1 | Reference voltage input for the A/D and D/A converters. |
| A/D converter | AN0 to AN7 | I | VCC1 | Analog input. |
| | AN0_0 to AN0_7 AN2_0 to AN2_7 | I | VCC2 | |
| | ADTRG | I | VCC1 | External trigger input. |
| | ANEX0, ANEX1 | I | VCC1 | Extended analog input. |
| D/A converter | DA0, DA1 | O | VCC1 | Output for the D/A converter. |
| I/O ports | P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7 | I/O | VCC2 | 8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units. |
| | P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7 | I/O | VCC1 | 8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the NMI pin level and shares a pin with NMI. |

3. Address Space

3.1 Address Space

The M16C/64A Group has a 1 MB address space from 00000h to FFFFFh. Address space is expandable to 4 MB with the memory area expansion function. Addresses 40000h to BFFFFh can be used as external areas from bank 0 to bank 7. Figure 3.1 shows the Address Space. Areas that can be accessed vary depending on processor mode and the status of each control bit.




Figure 3.1 Address Space

4. Special Function Registers (SFRs)

4.1 SFRs

An SFR is a control register for a peripheral function.

Table 4.1 SFR Information (1) ⁽¹⁾

| Address | Register | Symbol | Reset Value |
|---------|--|--------|--|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 0000 0000b (CNVSS pin is low) 0000 0011b (CNVSS pin is high) ⁽²⁾ |
| 0005h | Processor Mode Register 1 | PM1 | 0000 1000b |
| 0006h | System Clock Control Register 0 | CM0 | 0100 1000b |
| 0007h | System Clock Control Register 1 | CM1 | 0010 0000b |
| 0008h | Chip Select Control Register | CSR | 01h |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | Data Bank Register | DBR | 00h |
| 000Ch | Oscillation Stop Detection Register | CM2 | 0X00 0010b ⁽³⁾ |
| 000Dh | | | |
| 000Eh | | | |
| 000Fh | | | |
| 0010h | Program 2 Area Control Register | PRG2C | XXXX XX00b |
| 0011h | | | |
| 0012h | Peripheral Clock Select Register | PCLKR | 0000 0011b |
| 0013h | | | |
| 0014h | | | |
| 0015h | Clock Prescaler Reset Flag | CPSRF | 0XXX XXXXb |
| 0016h | | | |
| 0017h | | | |
| 0018h | Reset Source Determine Register | RSTFR | XX00 001Xb (hardware reset) ⁽⁴⁾ |
| 0019h | Voltage Detector 2 Flag Register | VCR1 | 0000 1000b ⁽⁵⁾ |
| 001Ah | Voltage Detector Operation Enable Register | VCR2 | 00h ⁽⁵⁾ |
| 001Bh | Chip Select Expansion Control Register | CSE | 00h |
| 001Ch | PLL Control Register 0 | PLC0 | 0X01 X010b |
| 001Dh | | | |
| 001Eh | Processor Mode Register 2 | PM2 | XX00 0X01b |
| 001Fh | | | |

X: Undefined

Notes:

1. The blank areas are reserved. No access is allowed.
2. Software reset, watchdog timer reset, oscillator stop detect reset, voltage monitor 1 reset, and voltage monitor 2 reset do not affect the following bits: bits PM01 and PM00 in the PM0 register.
3. Oscillator stop detect reset does not affect bits CM20, CM21, and CM27.
4. The state of bits in the RSTFR register depends on the reset type.
5. This is the reset value after hardware reset. Refer to the explanation of each register for details.

Table 4.4 SFR Information (4) ⁽¹⁾

| Address | Register | Symbol | Reset Value |
|-------------------|---|-------------------|-------------|
| 0060h | | | |
| 0061h | | | |
| 0062h | | | |
| 0063h | | | |
| 0064h | | | |
| 0065h | | | |
| 0066h | | | |
| 0067h | | | |
| 0068h | | | |
| 0069h | DMA2 Interrupt Control Register | DM2IC | XXXX X000b |
| 006Ah | DMA3 Interrupt Control Register | DM3IC | XXXX X000b |
| 006Bh | UART5 Bus Collision Detection Interrupt Control Register CEC1 Interrupt Control Register | U5BCNIC CEC1IC | XXXX X000b |
| 006Ch | UART5 Transmit Interrupt Control Register CEC2 Interrupt Control Register | S5TIC CEC2IC | XXXX X000b |
| 006Dh | UART5 Receive Interrupt Control Register | S5RIC | XXXX X000b |
| 006Eh | UART6 Bus Collision Detection Interrupt Control Register Real-Time Clock Periodic Interrupt Control Register | U6BCNIC RTCTIC | XXXX X000b |
| 006Fh | UART6 Transmit Interrupt Control Register Real-Time Clock Compare Interrupt Control Register | S6TIC RTCCIC | XXXX X000b |
| 0070h | UART6 Receive Interrupt Control Register | S6RIC | XXXX X000b |
| 0071h | UART7 Bus Collision Detection Interrupt Control Register Remote Control Signal Receiver 0 Interrupt Control Register | U7BCNIC PMC0IC | XXXX X000b |
| 0072h | UART7 Transmit Interrupt Control Register Remote Control Signal Receiver 1 Interrupt Control Register | S7TIC PMC1IC | XXXX X000b |
| 0073h | UART7 Receive Interrupt Control Register | S7RIC | XXXX X000b |
| 0074h | | | |
| 0075h | | | |
| 0076h | | | |
| 0077h | | | |
| 0078h | | | |
| 0079h | | | |
| 007Ah | | | |
| 007Bh | I2C-bus Interface Interrupt Control Register | IICIC | XXXX X000b |
| 007Ch | SCL/SDA Interrupt Control Register | SCLDAIC | XXXX X000b |
| 007Dh | | | |
| 007Eh | | | |
| 007Fh | | | |
| 0080h to 017Fh | | | |

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.16 SFR Information (16) ⁽¹⁾

| Address | Register | Symbol | Reset Value |
|---------|----------------------------|--------|-------------|
| 03C0h | A/D Register 0 | AD0 | XXXX XXXXb |
| 03C1h | | | 0000 00XXb |
| 03C2h | A/D Register 1 | AD1 | XXXX XXXXb |
| 03C3h | | | 0000 00XXb |
| 03C4h | A/D Register 2 | AD2 | XXXX XXXXb |
| 03C5h | | | 0000 00XXb |
| 03C6h | A/D Register 3 | AD3 | XXXX XXXXb |
| 03C7h | | | 0000 00XXb |
| 03C8h | A/D Register 4 | AD4 | XXXX XXXXb |
| 03C9h | | | 0000 00XXb |
| 03CAh | A/D Register 5 | AD5 | XXXX XXXXb |
| 03CBh | | | 0000 00XXb |
| 03CCh | A/D Register 6 | AD6 | XXXX XXXXb |
| 03CDh | | | 0000 00XXb |
| 03CEh | A/D Register 7 | AD7 | XXXX XXXXb |
| 03CFh | | | 0000 00XXb |
| 03D0h | | | |
| 03D1h | | | |
| 03D2h | | | |
| 03D3h | | | |
| 03D4h | A/D Control Register 2 | ADCON2 | 0000 X00Xb |
| 03D5h | | | |
| 03D6h | A/D Control Register 0 | ADCON0 | 0000 0XXXb |
| 03D7h | A/D Control Register 1 | ADCON1 | 0000 X000b |
| 03D8h | D/A0 Register | DA0 | 00h |
| 03D9h | | | |
| 03DAh | D/A1 Register | DA1 | 00h |
| 03DBh | | | |
| 03DCh | D/A Control Register | DACON | 00h |
| 03DDh | | | |
| 03DEh | | | |
| 03DFh | | | |
| 03E0h | Port P0 Register | P0 | XXh |
| 03E1h | Port P1 Register | P1 | XXh |
| 03E2h | Port P0 Direction Register | PD0 | 00h |
| 03E3h | Port P1 Direction Register | PD1 | 00h |
| 03E4h | Port P2 Register | P2 | XXh |
| 03E5h | Port P3 Register | P3 | XXh |
| 03E6h | Port P2 Direction Register | PD2 | 00h |
| 03E7h | Port P3 Direction Register | PD3 | 00h |
| 03E8h | Port P4 Register | P4 | XXh |
| 03E9h | Port P5 Register | P5 | XXh |
| 03EAh | Port P4 Direction Register | PD4 | 00h |
| 03EBh | Port P5 Direction Register | PD5 | 00h |
| 03ECh | Port P6 Register | P6 | XXh |
| 03EDh | Port P7 Register | P7 | XXh |
| 03EEh | Port P6 Direction Register | PD6 | 00h |
| 03EFh | Port P7 Direction Register | PD7 | 00h |

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

Table 5.18 Electrical Characteristics (2) (1)

$V_{CC1} = V_{CC2} = 4.2$ to 5.5 V , $V_{SS} = 0 \text{ V}$ at $T_{opr} = -20^{\circ}\text{C}$ to $85^{\circ}\text{C}/-40^{\circ}\text{C}$ to 85°C , $f_{(BCLK)} = 25 \text{ MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard | | | Unit |
|-------------------|--------------------------|---|----------|------|------|------------------|
| | | | Min. | Typ. | Max. | |
| $V_{T+} - V_{T-}$ | Hysteresis | HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, SD, PMC0, PMC1, SCLMM, SDAMM, CEC, ZP, IDU, IDV, IDW | 0.5 | | 2.0 | V |
| $V_{T+} - V_{T-}$ | Hysteresis | RESET | 0.5 | | 2.5 | V |
| I_{IH} | High input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE | | | 5.0 | μA |
| I_{IL} | Low input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE | | | -5.0 | μA |
| R_{PULLUP} | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | 30 | 50 | 100 | $\text{k}\Omega$ |
| R_{fXIN} | Feedback resistance XIN | | | 1.5 | | $\text{M}\Omega$ |
| R_{fXCIN} | Feedback resistance XCIN | | | 8 | | $\text{M}\Omega$ |
| V_{RAM} | RAM retention voltage | In stop mode | 1.8 | | | V |

Note:

1. When $V_{CC1} \neq V_{CC2}$, refer to 5 V or 3 V standard depending on the voltage.

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

Table 5.19 Electrical Characteristics (3)

R5F364A6NFA, R5F364A6NFB, R5F364A6DFA, R5F364A6DFB,
R5F364A6ENFA, R5F364A6ENFB, R5F364A6EDFA, R5F364A6EDFB

$V_{CC1} = V_{CC2} = 4.2$ to 5.5 V , $V_{SS} = 0 \text{ V}$ at $T_{opr} = -20^\circ\text{C}$ to 85°C / -40°C to 85°C , $f_{(BCLK)} = 25 \text{ MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard | | | Unit |
|----------|---|---------------------------------|---|------|-------|---------------|
| | | | Min. | Typ. | Max. | |
| I_{CC} | Power supply current In single-chip, mode, the output pin are open and other pins are V_{SS} | High-speed mode | $f_{(BCLK)} = 25 \text{ MHz}$ XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | | 20.0 | mA |
| | | | $f_{(BCLK)} = 25 \text{ MHz}$, A/D conversion XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | | 20.7 | mA |
| | | | $f_{(BCLK)} = 20 \text{ MHz}$ XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped | | 16.0 | mA |
| | | 125 kHz on-chip oscillator mode | Main clock stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) | | 500.0 | μA |
| | | Low-power mode | $f_{(BCLK)} = 32 \text{ kHz}$ In low-power mode FMR22 = FMR23 = 1 On flash memory ⁽¹⁾ | | 160.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ In low-power mode On RAM ⁽¹⁾ | | 45.0 | μA |
| | | Wait mode | Main clock stopped 125 kHz on-chip oscillator on Peripheral clock operating $T_{opr} = 25^\circ\text{C}$ | | 20.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity High) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^\circ\text{C}$ | | 11.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity Low) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^\circ\text{C}$ | | 6.0 | μA |
| | | Stop mode | Main clock stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped $T_{opr} = 25^\circ\text{C}$ | | 1.7 | μA |
| I_{CC} | | During flash memory program | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 5.0 \text{ V}$ | | 20.0 | mA |
| | | During flash memory erase | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 5.0 \text{ V}$ | | 30.0 | mA |

Note:

1. This indicates the memory in which the program to be executed exists.

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

Table 5.20 Electrical Characteristics (4)

R5F364AKNFA, R5F364AKNFB, R5F364AKDFA, R5F364AKDFB

R5F364AMNFA, R5F364AMNFB, R5F364AMDFA, R5F364AMDFB

 $V_{CC1} = V_{CC2} = 4.2$ to 5.5 V , $V_{SS} = 0 \text{ V}$ at $T_{opr} = -20^{\circ}\text{C}$ to $85^{\circ}\text{C}/-40^{\circ}\text{C}$ to 85°C , $f_{(BCLK)} = 25 \text{ MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard | | | Unit |
|----------|---|---------------------------------|---|-------|------|---------------|
| | | | Min. | Typ. | Max. | |
| I_{CC} | Power supply current In single-chip, mode, the output pin are open and other pins are V_{SS} | High-speed mode | $f_{(BCLK)} = 25 \text{ MHz}$ XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | 22.0 | | mA |
| | | | $f_{(BCLK)} = 25 \text{ MHz}$, A/D conversion XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | 22.7 | | mA |
| | | | $f_{(BCLK)} = 20 \text{ MHz}$ XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped | 17.0 | | mA |
| | | 125 kHz on-chip oscillator mode | Main clock stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) | 550.0 | | μA |
| | | Low-power mode | $f_{(BCLK)} = 32 \text{ kHz}$ In low-power mode FMR22 = FMR23 = 1 on flash memory ⁽¹⁾ | 170.0 | | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ In low-power mode on RAM ⁽¹⁾ | 45.0 | | μA |
| | | Wait mode | Main clock stopped 125 kHz on-chip oscillator on Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | 20.5 | | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity High) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | 11.0 | | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity low) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | 6.0 | | μA |
| | | Stop mode | Main clock stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped $T_{opr} = 25^{\circ}\text{C}$ | 1.7 | | μA |
| | | During flash memory program | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 5.0 \text{ V}$ | 20.0 | | mA |
| | | During flash memory erase | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 5.0 \text{ V}$ | 30.0 | | mA |

Note:

1. This indicates the memory in which the program to be executed exists.


$$V_{CC1} = V_{CC2} = 5\text{ V}$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, at $T_{opr} = -20^{\circ}\text{C}$ to 85°C / -40°C to 85°C unless otherwise specified)

5.2.2.7 Multi-master I²C-bus**Table 5.33 Multi-master I²C-bus**

| Symbol | Parameter | Standard Clock Mode | | Fast-mode | | Unit |
|--------------|---------------------------------|---------------------|------|----------------|------|---------------|
| | | Min. | Max. | Min. | Max. | |
| t_{BUF} | Bus free time | 4.7 | | 1.3 | | μs |
| $t_{HD;STA}$ | Hold time in start condition | 4.0 | | 0.6 | | μs |
| t_{LOW} | Hold time in SCL clock 0 status | 4.7 | | 1.3 | | μs |
| t_R | SCL, SDA signals' rising time | | 1000 | $20 + 0.1 C_b$ | 300 | ns |
| $t_{HD;DAT}$ | Data hold time | 0 | | 0 | 0.9 | μs |
| t_{HIGH} | Hold time in SCL clock 1 status | 4.0 | | 0.6 | | μs |
| t_F | SCL, SDA signals' falling time | | 300 | $20 + 0.1 C_b$ | 300 | ns |
| $t_{su;DAT}$ | Data setup time | 250 | | 100 | | ns |
| $t_{su;STA}$ | Setup time in restart condition | 4.7 | | 0.6 | | μs |
| $t_{su;STO}$ | Stop condition setup time | 4.0 | | 0.6 | | μs |

**Figure 5.12 Multi-master I²C-bus**

$$V_{CC1} = V_{CC2} = 5 \text{ V}$$

Timing Requirements

($V_{CC1} = V_{CC2} = 5 \text{ V}$, $V_{SS} = 0 \text{ V}$, at $T_{opr} = -20^{\circ}\text{C}$ to 85°C / -40°C to 85°C unless otherwise specified)

5.2.3 Timing Requirements (Memory Expansion Mode and Microprocessor Mode)

Table 5.34 Memory Expansion Mode and Microprocessor Mode

| Symbol | Parameter | Standard | | Unit |
|---------------------------|--|----------|----------|------|
| | | Min. | Max. | |
| $t_{ac1}(\text{RD-DB})$ | Data input access time (for setting with no wait) | | (Note 1) | ns |
| $t_{ac2}(\text{RD-DB})$ | Data input access time (for setting with 1 to 3 waits) | | (Note 2) | ns |
| $t_{ac3}(\text{RD-DB})$ | Data input access time (when accessing multiplex bus area) | | (Note 3) | ns |
| $t_{su}(\text{DB-RD})$ | Data input setup time | 40 | | ns |
| $t_{su}(\text{RDY-BCLK})$ | $\overline{\text{RDY}}$ input setup time | 80 | | ns |
| $t_h(\text{RD-DB})$ | Data input hold time | 0 | | ns |
| $t_h(\text{BCLK-RDY})$ | $\overline{\text{RDY}}$ input hold time | 0 | | ns |

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f_{(\text{BCLK})}} - 45 [\text{ns}]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n + 0.5) \times 10^9}{f_{(\text{BCLK})}} - 45 [\text{ns}] \quad n \text{ is 1 for 1 wait setting, 2 for 2 waits setting and 3 for 3 waits setting.}$$

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n - 0.5) \times 10^9}{f_{(\text{BCLK})}} - 45 [\text{ns}] \quad n \text{ is 2 for 2 waits setting, and 3 for 3 waits setting.}$$




Figure 5.16 Timing Diagram




Figure 5.17 Timing Diagram

5.3 Electrical Characteristics ($V_{CC1} = V_{CC2} = 3\text{ V}$)

5.3.1 Electrical Characteristics

 $V_{CC1} = V_{CC2} = 3\text{ V}$
Table 5.38 Electrical Characteristics (1) (1)
 $V_{CC1} = V_{CC2} = 2.7\text{ to }3.3\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{opr} = -20^{\circ}\text{C to }85^{\circ}\text{C}/-40^{\circ}\text{C to }85^{\circ}\text{C}$, $f_{(BCLK)} = 25\text{ MHz}$ unless otherwise specified.

| Symbol | Parameter | | Measuring Condition | Standard | | | Unit |
|-----------------|--------------------------------------|--|-----------------------------------|------------------------|------|-----------|---------------|
| | | | | Min. | Typ. | Max. | |
| V_{OH} | High output voltage | P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | $I_{OH} = -1\text{ mA}$ | $V_{CC1} - 0.5$ | | V_{CC1} | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 | $I_{OH} = -1\text{ mA}$ | $V_{CC2} - 0.5$ | | V_{CC2} | |
| V_{OH} | High output voltage XOUT | HIGH POWER | $I_{OH} = -0.1\text{ mA}$ | $V_{CC1} - 0.5$ | | V_{CC1} | V |
| | | LOW POWER | $I_{OH} = -50\text{ }\mu\text{A}$ | $V_{CC1} - 0.5$ | | V_{CC1} | |
| | High output voltage XCOUT | HIGH POWER | With no load applied | | 2.6 | | V |
| | | LOW POWER | With no load applied | | 2.2 | | |
| V_{OL} | Low output voltage | P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 | $I_{OL} = 1\text{ mA}$ | | | 0.5 | V |
| | | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 | $I_{OL} = 1\text{ mA}$ | | | 0.5 | |
| | CEC | | $I_{OL} = 1\text{ mA}$ | | 0 | 0.5 | V |
| V_{OL} | Low output voltage XOUT | HIGH POWER | $I_{OL} = 0.1\text{ mA}$ | | | 0.5 | V |
| | | LOW POWER | $I_{OL} = 50\text{ }\mu\text{A}$ | | | 0.5 | |
| | Low output voltage XCOUT | HIGH POWER | With no load applied | | 0 | | V |
| | | LOW POWER | With no load applied | | 0 | | |
| $V_{T+}-V_{T-}$ | Hysteresis | HOLD, RDY, TA0IN to TA4IN, TB0IN to TB5IN, INT0 to INT7, NMI, ADTRG, CTS0 to CTS2, CTS5 to CTS7, SCL0 to SCL2, SCL5 to SCL7, SDA0 to SDA2, SDA5 to SDA7, CLK0 to CLK7, TA0OUT to TA4OUT, KI0 to KI3, RXD0 to RXD2, RXD5 to RXD7, SIN3, SIN4, SD, PMC0, PMC1, SCLMM, SDAMM, ZP, IDU, IDV, IDW | | 0.2 | | 1.0 | V |
| | | CEC | | 0.2 | 0.5 | 1.0 | V |
| | | RESET | | 0.2 | | 1.8 | V |
| I_{IH} | High input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE | $V_I = 3\text{ V}$ | | | 4.0 | μA |
| — | Leakage current in powered-off state | | CEC | $V_{CC1} = 0\text{ V}$ | | 1.8 | μA |
| I_{IL} | Low input current | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN, RESET, CNVSS, BYTE | $V_I = 0\text{ V}$ | | | -4.0 | μA |
| R_{PULLUP} | Pull-up resistance | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 | $V_I = 0\text{ V}$ | 50 | 80 | 150 | $k\Omega$ |
| R_{fXIN} | Feedback resistance XIN | | | | 3.0 | | $M\Omega$ |
| R_{fXCIN} | Feedback resistance XCIN | | | | 16 | | $M\Omega$ |
| V_{RAM} | RAM retention voltage | | In stop mode | 1.8 | | | V |

Note:

- When $V_{CC1} \neq V_{CC2}$, refer to 5 V or 3 V standard depending on the voltage.

$$V_{CC1} = V_{CC2} = 3 \text{ V}$$

Table 5.39 Electrical Characteristics (2)

R5F364A6NFA, R5F364A6NFB, R5F364A6DFA, R5F364A6DFB,
R5F364A6ENFA, R5F364A6ENFB, R5F364A6EDFA, R5F364A6EDFB

$V_{CC1} = V_{CC2} = 2.7$ to 3.3 V , $V_{SS} = 0 \text{ V}$ at $T_{opr} = -20^{\circ}\text{C}$ to $85^{\circ}\text{C}/-40^{\circ}\text{C}$ to 85°C , $f_{(BCLK)} = 25 \text{ MHz}$ unless otherwise specified.

| Symbol | Parameter | Measuring Condition | Standard | | | Unit |
|----------|---|--|---|------|-------|---------------|
| | | | Min. | Typ. | Max. | |
| I_{CC} | Power supply current In single-chip, mode, the output pin are open and other pins are V_{SS} | High-speed mode | $f_{(BCLK)} = 25 \text{ MHz}$ XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | | 20.0 | mA |
| | | | $f_{(BCLK)} = 25 \text{ MHz}$, A/D conversion XIN = 4.2 MHz (square wave), PLL multiplied by 6 125 kHz on-chip oscillator stopped | | 20.7 | mA |
| | | | $f_{(BCLK)} = 20 \text{ MHz}$ XIN = 20 MHz (square wave) 125 kHz on-chip oscillator stopped | | 16.0 | mA |
| | | 125 kHz on-chip oscillator mode | Main clock stopped 125 kHz on-chip oscillator on, no division FMR22 = 1 (slow read mode) | | 450.0 | μA |
| | | Low-power mode | $f_{(BCLK)} = 32 \text{ MHz}$ In low-power mode FMR 22 = FMR23 = 1 On flash memory ⁽¹⁾ | | 160.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ MHz}$ In low-power mode On RAM ⁽¹⁾ | | 40.0 | μA |
| | | Wait mode | Main clock stopped 125 kHz on-chip oscillator on Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | | 20.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ MHz}$ (oscillation capacity High) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | | 8.0 | μA |
| | | | $f_{(BCLK)} = 32 \text{ kHz}$ (oscillation capacity Low) 125 kHz on-chip oscillator stopped Peripheral clock operating $T_{opr} = 25^{\circ}\text{C}$ | | 4.0 | μA |
| | | Stop mode | Main clock stopped 125 kHz on-chip oscillator stopped Peripheral clock stopped $T_{opr} = 25^{\circ}\text{C}$ | | 1.6 | μA |
| | During flash memory program | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 3.0 \text{ V}$ | | 20.0 | | mA |
| | During flash memory erase | $f_{(BCLK)} = 10 \text{ MHz}$, PM17 = 1 (one wait) $V_{CC1} = 3.0 \text{ V}$ | | 30.0 | | mA |

Note:

1. This indicates the memory in which the program to be executed exists.




Figure 5.26 Timing Diagram