



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	AVR
Core Size	8/16-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	47
Program Memory Size	256KB (128K x 16)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atxmega256a3bu-anr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 3. Overview

The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA device achieves CPU throughput approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.

The AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The XMEGA A3BU devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; four-channel DMA controller; eight-channel event system and programmable multilevel interrupt controller; 47 general purpose I/O lines; 32-bit real-time counter (RTC) with battery backup system; seven flexible 16-bit Timer/Counters with compare modes and PWM; one full speed USB 2.0 interface; six USARTs; two two-wire serial interfaces (TWIs); two serial peripheral interfaces (SPIs); AES and DES cryptographic engine; two 16-channel, 12-bit ADCs with programmable gain; one 2-channel 12-bit DAC; four analog comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.

The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available. The devices also have an IEEE std. 1149.1 compliant JTAG interface, and this can also be used for boundary scan, on-chip debug and programming.

The XMEGA A3BU devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, DMA controller, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, USB resume, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.

Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.

The devices are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI or JTAG interfaces. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.

All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.



CPU / **DMA** Software Controller **Event Routing Network** clk<sub>PER</sub> Prescaler **ADC Real Time Event** Counter AC System Controller Timer / Counters DAC **USB** Port pins **IRCOM** 

Figure 9-1. Event system overview and connected peripherals.

The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to eight parallel event routing configurations. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.



#### 11.3.3 Power-save Mode

Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.

### 11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.

## 11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.



## 12. System Control and Reset

## 12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
  - Power-on reset
  - External reset
  - Watchdog reset
  - Brownout reset
  - PDI reset
  - Software reset
- Asynchronous operation
  - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

#### 12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

## 12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

#### 12.4 Reset Sources

#### 12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the  $V_{CC}$  rises and reaches the POR threshold voltage ( $V_{POT}$ ), and this will start the reset sequence.

The POR is also activated to power down the device properly when the V<sub>CC</sub> falls and drops below the V<sub>POT</sub> level.

The  $V_{POT}$  level is higher for falling  $V_{CC}$  than for rising  $V_{CC}$ . Consult the datasheet for POR characteristics data.



# 13. WDT - Watchdog Timer

#### 13.1 Features

- Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1kHz output of the 32kHz ultra low power oscillator
- 11 selectable timeout periods, from 8ms to 8s
- Two operation modes:
  - Normal mode
  - Window mode
- Configuration lock to prevent unwanted changes

### 13.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.

The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.



## 16. I/O Ports

## 16.1 Features

- 47 general purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
  - Totem-pole
  - Wired-AND
  - Wired-OR
  - Bus-keeper
  - Inverted I/O
- Input with synchronous and/or asynchronous sensing with interrupts and events
  - Sense both edges
  - Sense rising edges
  - Sense falling edges
  - Sense low level
- Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Optional slew rate control
- Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
  - Hardware read-modify-write through dedicated toggle/clear/set registers
  - Configuration of multiple pins in a single operation
  - Mapping of port registers into bit-accessible I/O memory space
- Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- Event channels can be output on port pin
- Remapping of digital peripheral pin functions
- Selectable USART, SPI, and timer/counter input/output pin locations

#### 16.2 Overview

One port consists of up to eight port pins: pin 0 to 7. Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.

All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.

The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.

The notation of the ports are PORTA, PORTB, PORTC, PORTD, PORTE, PORTF and PORTR.

### 16.3 Output Driver

All port pins (Pn) have programmable output configuration. The port pins also have configurable slew rate limitation to reduce electromagnetic emission.



## 29. ADC – 12-bit Analog to Digital Converter

#### 29.1 Features

- Two Analog to Digital Converters (ADCs)
- 12-bit resolution
- Up to two million samples per second
  - Two inputs can be sampled simultaneously using ADC and 1x gain stage
  - Four inputs can be sampled within 1.5µs
  - Down to 2.5µs conversion time with 8-bit resolution
  - Down to 3.5µs conversion time with 12-bit resolution
- Differential and single-ended input
  - Up to 16 single-ended inputs
  - 16x4 differential inputs without gain
  - 8x4 differential input with gain
- Built-in differential gain stage
  - 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
- Single, continuous and scan conversion options
- Four internal inputs
  - Internal temperature sensor
  - DAC output
  - AV<sub>CC</sub> voltage divided by 10
  - 1.1V bandgap voltage
- Four conversion channels with individual input control and result registers
  - Enable four parallel configurations and results
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Optional event triggered conversion for accurate timing
- Optional DMA transfer of conversion results
- Optional interrupt/event on compare result

## 29.2 Overview

The ADC converts analog signals to digital values. The ADC has 12-bit resolution and is capable of converting up to two million samples per second (msps). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.

This is a pipelined ADC that consists of several consecutive stages. The pipelined design allows a high sample rate at a low system clock frequency. It also means that a new input can be sampled and a new ADC conversion started while other ADC conversions are still ongoing. This removes dependencies between sample rate and propagation delay.

The ADC has four conversion channels (0-3) with individual input selection, result registers, and conversion start control. The ADC can then keep and use four parallel configurations and results, and this will ease use for applications with high data throughput or for multiple modules using the ADC independently. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.

Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC,  $AV_{CC}/10$  and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.



RXDn	Receiver Data for USART n
TXDn	Transmitter Data for USART n
SS	Slave Select for SPI
MOSI	Master Out Slave In for SPI
MISO	Master In Slave Out for SPI
SCK	Serial Clock for SPI
D-	Data- for USB
D+	Data+ for USB

## 33.1.6 Oscillators, Clock and Event

TOSCn	Timer Oscillator pin n
XTALn	Input/Output for Oscillator pin n
CLKOUT	Peripheral Clock Output
EVOUT	Event Channel Output
RTCOUT	RTC Clock Source Output

# 33.1.7 Debug/System functions

RESET	Reset pin
PDI_CLK	Program and Debug Interface Clock pin
PDI_DATA	Program and Debug Interface Data pin
TCK	JTAG Test Clock
TDI	JTAG Test Data In
TDO	JTAG Test Data Out
TMS	JTAG Test Mode Select



Table 33-3. Port C - alternate functions.

PORT C	PIN#	INTERRUPT	TCC0 (1)(2)	AWEXC	TCC1	USARTC0	USARTC1	SPIC (4)	TWIC	CLOCKOUT (5)	EVENTOUT (6)
PC0	16	SYNC	OC0A	OC0ALS					SDA		
PC1	17	SYNC	OC0B	OC0AHS		XCK0			SCL		
PC2	18	SYNC/ASYNC	OC0C	OC0BLS		RXD0					
PC3	19	SYNC	OC0D	OC0BHS		TXD0					
PC4	20	SYNC		OC0CLS	OC1A			SS			
PC5	21	SYNC		OC0CH S	OC1B		XCK1	MOSI			
PC6	22	SYNC		OC0DLS			RXD1	MISO		clk <sub>RTC</sub>	
PC7	23	SYNC		OC0DH S			TXD1	SCK		clk <sub>PER</sub>	EVOUT
GND	24										
vcc	25										

Notes:

- 1. Pin mapping of all TC0 can optionally be moved to high nibble of port.
- 2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
- 3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
- 4. Pins MOSI and SCK for all SPI can optionally be swapped.
- 5. CLKOUT can optionally be moved between port C, D and E and between pin 4 and 7.
- 6. EVOUT can optionally be moved between port C, D and E and between pin 4 and 7.

Table 33-4. Port D - alternate functions.

PORT D	PIN#	INTERRUPT	TCD0	TCD1	USBD	USARTD0	USARTD1	SPID	СГОСКОПТ	EVENTOUT
PD0	26	SYNC	OC0A							
PD1	27	SYNC	OC0B			XCK0				
PD2	28	SYNC/ASYNC	OC0C			RXD0				
PD3	29	SYNC	OC0D			TXD0				
PD4	30	SYNC		OC1A				SS		
PD5	31	SYNC		OC1B			XCK1	MOSI		
PD6	32	SYNC			D-		RXD1	MISO		
PD7	33	SYNC			D+		TXD1	SCK	clk <sub>PER</sub>	EVOUT
GND	34									
VCC	35									



Base Address	Name	Description
0x0640	PORTC	Port C
0x0660	PORTD	Port D
0x0680	PORTE	Port E
0x06A0	PORTF	Port F
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/Counter 0 on port C
0x0840	TCC1	Timer/Counter 1 on port C
0x0880	AWEXC	Advanced Waveform Extension on port C
0x0890	HIRESC	High Resolution Extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08B0	USARTC1	USART 1 on port C
0x08C0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0900	TCD0	Timer/Counter 0 on port D
0x0940	TCD1	Timer/Counter 1 on port D
0x0990	HIRESD	High Resolution Extension on port D
0x09A0	USARTD0	USART 0 on port D
0x09B0	USARTD1	USART 1 on port D
0x09C0	SPID	Serial Peripheral Interface on port D
0x0A00	TCE0	Timer/Counter 0 on port E
0x0A40	TCE1	Timer/Counter 1 on port E
0x0A80	AWEXE	Advanced Waveform Extension on port E
0x0A90	HIRESE	High Resolution Extension on port E
0x0AA0	USARTE0	USART 0 on port E
0x0B00	TCF0	Timer/Counter 0 on port F
0x0B90	HIRESF	High Resolution Extension on port F
0x0BA0	USARTF0	USART 0 on port F



Mnemonics	Operands	Description	Oper	ation		Flags	#Clocks
LDS	Rd, k	Load Direct from data space	Rd	<b>←</b>	(k)	None	2 (1)(2)
LD	Rd, X	Load Indirect	Rd	<b>←</b>	(X)	None	1 (1)(2)
LD	Rd, X+	Load Indirect and Post-Increment	Rd X	<b>← ←</b>	(X) X + 1	None	1 (1)(2)
LD	Rd, -X	Load Indirect and Pre-Decrement	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	<b>←</b>	X - 1 (X)	None	2 (1)(2)
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	<b>←</b>	(Y)	None	1 (1)(2)
LD	Rd, Y+	Load Indirect and Post-Increment	Rd Y	<b>← ←</b>	(Y) Y + 1	None	1 (1)(2)
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y Rd	<b>←</b>	Y - 1 (Y)	None	2 (1)(2)
LDD	Rd, Y+q	Load Indirect with Displacement	Rd	<b>←</b>	(Y + q)	None	2 (1)(2)
LD	Rd, Z	Load Indirect	Rd	←	(Z)	None	1 (1)(2)
LD	Rd, Z+	Load Indirect and Post-Increment	Rd Z	<b>←</b> <b>←</b>	(Z), Z+1	None	1 (1)(2)
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z Rd	<b>← ←</b>	Z - 1, (Z)	None	2 (1)(2)
LDD	Rd, Z+q	Load Indirect with Displacement	Rd	<b>←</b>	(Z + q)	None	2 (1)(2)
STS	k, Rr	Store Direct to Data Space	(k)	<b>←</b>	Rd	None	2 (1)
ST	X, Rr	Store Indirect	(X)	<b>←</b>	Rr	None	1 (1)
ST	X+, Rr	Store Indirect and Post-Increment	(X) X	<b>← ←</b>	Rr, X + 1	None	1 (1)
ST	-X, Rr	Store Indirect and Pre-Decrement	X (X)	<b>←</b> <b>←</b>	X - 1, Rr	None	2 (1)
ST	Y, Rr	Store Indirect	(Y)	<b>←</b>	Rr	None	1 (1)
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) Y	<b>← ←</b>	Rr, Y + 1	None	1 <sup>(1)</sup>
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y (Y)	<b>←</b>	Y - 1, Rr	None	2 (1)
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q)	←	Rr	None	2 (1)
ST	Z, Rr	Store Indirect	(Z)	<b>←</b>	Rr	None	1 (1)
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) Z	<b>←</b>	Rr Z + 1	None	1 (1)
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z	<b>←</b>	Z - 1	None	2 (1)
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q)	<b>←</b>	Rr	None	2 (1)
LPM		Load Program Memory	R0	←	(Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd	<b>←</b>	(Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd Z	<b>← ←</b>	(Z), Z + 1	None	3
ELPM		Extended Load Program Memory	R0	<b>←</b>	(RAMPZ:Z)	None	3
ELPM	Rd, Z	Extended Load Program Memory	Rd	<b>←</b>	(RAMPZ:Z)	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post- Increment	Rd Z	<b>←</b>	(RAMPZ:Z), Z + 1	None	3
SPM		Store Program Memory	(RAMPZ:Z)	←	R1:R0	None	-
SPM	Z+	Store Program Memory and Post-Increment by 2	(RAMPZ:Z) Z	<b>←</b>	R1:R0, Z + 2	None	-



# 37.3 Current consumption

Table 37-4. Current consumption for Active mode and sleep modes.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
		20kH= Evt Clk	V <sub>CC</sub> = 1.8V		120		
		32kHz, Ext. Clk	V <sub>CC</sub> = 3.0V		270		
		1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		350		μA
	Active Power consumption (1)	TIVITIZ, EXT. CIK	V <sub>CC</sub> = 3.0V		697		
	•	2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		658	700	
		ZIVITIZ, EXI. CIK	V <sub>CC</sub> = 3.0V		1.1	1.4	mA
		32MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		10.6	15	ША
		32kHz, Ext. Clk	V <sub>CC</sub> = 1.8V		4.3		
		JZKIIZ, EXI. GIK	V <sub>CC</sub> = 3.0V		4.8		
		1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		78		μA
	Idle Power consumption (1)	TIVII IZ, EXt. OIK	V <sub>CC</sub> = 3.0V		150		μΑ
	·	2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		150	350	
I <sub>CC</sub>		ZIVII IZ, EXt. OIK	V <sub>CC</sub> = 3.0V		290	600	
		32MHz, Ext. Clk	V <sub>CC</sub> = 3.0V		4.7	7.0	mA
		T = 25°C	V <sub>CC</sub> = 3.0V		0.1	1.0	
		T = 85°C	V <sub>CC</sub> – 3.0V		1.8	5.0	
	Power-down power consumption	WDT and Sampled BOD enabled, T = 25°C	V = 2.0V		1.3	3.0	
		WDT and Sampled BOD enabled, T = 85°C	V <sub>CC</sub> = 3.0V		3.1	7.0	
		RTC from 1.024kHz low power	V <sub>CC</sub> = 1.8V		0.6	2	μA
	Power-save power	32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		0.7	2	
	consumption (2)	RTC from low power 32.768kHz	V <sub>CC</sub> = 1.8V		0.8	3	
		TOSC, T = 25°C	V <sub>CC</sub> = 3.0V		1.0	3	
	Reset power consumption	Current through RESET pin subtracted	V <sub>CC</sub> = 3.0V		250		

Notes:



<sup>1.</sup> All Power Reduction Registers set.

<sup>2.</sup> Maximum limits are based on characterization, and not tested in production.

Table 37-5. Current consumption for modules and peripherals.

Symbol	Parameter	Condition (1)		Min.	Тур.	Max.	Units
	ULP oscillator				1.0		
	32.768kHz int. oscillator				27		
	2MHz int. oscillator				85		
	ZWI IZ IIII. Oscillator	DFLL enabled with	32.768kHz int. osc. as reference		115		
	32MHz int. oscillator				270		
	OZIVII IZ IIII. OSOIIIAIOI	DFLL enabled with	32.768kHz int. osc. as reference		460		
	PLL	20x multiplication f 32MHz int. osc. DI			220		μA
	Watchdog timer				1.0		
	BOD	Continuous mode			138		
	ВОВ	Sampled mode, inc		1.2			
	Internal 1.0V reference			100			
I <sub>CC</sub>	Temperature sensor			95			
					3.0		
	ADC	250ksps	CURRLIMIT = LOW		2.6		
	ABO	V <sub>REF</sub> = Ext ref	CURRLIMIT = MEDIUM		2.1		
			CURRLIMIT = HIGH		1.6		mA
	DAC	250ksps	Normal mode		1.9		
	DAC	V <sub>REF</sub> = Ext ref No load	Low Power mode		1.1		
	AC	High Speed Mode			330		
	AC	Low Power Mode			130		
	DMA	615KBps between	I/O registers and SRAM		115		μA
	Timer/Counter				16		
	USART	Rx and Tx enabled	I, 9600 BAUD		2.5		
	Flash memory and EEPRO	M programming			4		mA

Note:



<sup>1.</sup> All parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ ,  $Clk_{SYS} = 1$ MHz external clock without prescaling,  $T = 25^{\circ}$ C unless other conditions are givenAll parameters measured as the difference in current consumption between module enabled and disabled. All data at  $V_{CC} = 3.0V$ ,  $Clk_{SYS} = 1$ MHz external clock without prescaling,  $T = 25^{\circ}$ C unless other conditions are given.

Table 37-29. External clock with prescaler <sup>(1)</sup>for system clock.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
1 /4	Clock Frequency (2)	V <sub>CC</sub> = 1.6 - 1.8V	0		90	MHz
1/t <sub>CK</sub>	Clock Frequency	V <sub>CC</sub> = 2.7 - 3.6V	0		142	IVITIZ
4	Clock Period	V <sub>CC</sub> = 1.6 - 1.8V	11			ns
t <sub>CK</sub>	Clock Period	V <sub>CC</sub> = 2.7 - 3.6V	7			115
4	Clock High Time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			no
t <sub>CH</sub>	Clock High Time	V <sub>CC</sub> = 2.7 - 3.6V	2.4			ns
	Clock Low Time	V <sub>CC</sub> = 1.6 - 1.8V	4.5			no
t <sub>CL</sub>	Clock Low Time	V <sub>CC</sub> = 2.7 - 3.6V	2.4			ns
4	Digo Time /for maximum fraguency/	V <sub>CC</sub> = 1.6 - 1.8V			1.5	no
t <sub>CR</sub>	Rise Time (for maximum frequency)	V <sub>CC</sub> = 2.7 - 3.6V			1.0	ns
4	Fall Time (for maximum fraguency)	V <sub>CC</sub> = 1.6 - 1.8V			1.5	200
t <sub>CF</sub>	Fall Time (for maximum frequency)	V <sub>CC</sub> = 2.7 - 3.6V			1.0	ns
Δt <sub>CK</sub>	Change in period from one clock cycle to the next				10	%

Notes:

## 37.15.7 External 16MHz crystal oscillator and XOSC characteristics

Table 37-30. External 16MHz crystal oscillator and XOSC characteristics.

Symbol	Parameter	Condition		Min.	Тур.	Max.	Units
		XOSCPWR=0	FRQRANGE=0		<10		
	Cycle to cycle jitter	XUSCPWR=0	FRQRANGE=1, 2, or 3		<1		
		XOSCPWR=1			<1		ns
		XOSCPWR=0	FRQRANGE=0		<6		115
	Long term jitter	AUSCHWK-U	FRQRANGE=1, 2, or 3		<0.5		
		XOSCPWR=1			<0.5		
			FRQRANGE=0		<0.1		
	Frequency error	XOSCPWR=0	FRQRANGE=1		<0.05		
	Frequency entor		FRQRANGE=2 or 3		<0.005		
		XOSCPWR=1			<0.005		%
			FRQRANGE=0		40		70
	Duty cycle	XOSCPWR=0	FRQRANGE=1		42		
	Duty Cycle		FRQRANGE=2 or 3		45		
		XOSCPWR=1			48		



<sup>1.</sup> System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.

<sup>2.</sup> The maximum frequency vs. supply voltage is linear between 1.6V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

Table 37-32. SPI timing characteristics and requirements.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
t <sub>sck</sub>	SCK Period	Master		(See Table 22-3 in XMEGA AU Manual)		
t <sub>SCKW</sub>	SCK high/low width	Master		0.5*SCK		
t <sub>SCKR</sub>	SCK Rise time	Master		2.7		
t <sub>SCKF</sub>	SCK Fall time	Master		2.7		
t <sub>MIS</sub>	MISO setup to SCK	Master		10		
t <sub>MIH</sub>	MISO hold after SCK	Master		10		
t <sub>MOS</sub>	MOSI setup SCK	Master		0.5*SCK		
t <sub>MOH</sub>	MOSI hold after SCK	Master		1.0		
t <sub>ssck</sub>	Slave SCK Period	Slave	4*t Clk <sub>PER</sub>			
t <sub>ssckw</sub>	SCK high/low width	Slave	2*t Clk <sub>PER</sub>			ns
t <sub>SSCKR</sub>	SCK Rise time	Slave			1600	
t <sub>SSCKF</sub>	SCK Fall time	Slave			1600	
t <sub>sis</sub>	MOSI setup to SCK	Slave	3			
t <sub>SIH</sub>	MOSI hold after SCK	Slave	t Clk <sub>PER</sub>			
t <sub>SSS</sub>	SS setup to SCK	Slave	21			
t <sub>SSH</sub>	SS hold after SCK	Slave	20			
t <sub>sos</sub>	MISO setup SCK	Slave		8.0		
t <sub>soh</sub>	MISO hold after SCK	Slave		13		
t <sub>soss</sub>	MISO setup after SS low	Slave		11		
t <sub>sosh</sub>	MISO hold after SS high	Slave		8.0		



None, use the ADC in signed mode also for single ended conversions.

## 2. ADC increased noise when using internal 1.0V reference at low temperature

When operating at -40°C and using internal 1.0V reference the RMS noise will be up 4LSB.

Problem fix/Workaround

Use averaging tof multiple samples to remove noise.

#### 3. DAC offset calibration range too small when using AVCC as reference

If using AVCC as reference, the DAC offset calibration will not totally remove the offset error. Offset could be up to 100LSB after calibration.

Problem fix/Workaround

Offset adjustment must be partly handled in software.

#### 4. Register ANAINIT in MCUR will always read as zero

The ANAINIT register in the MCUR module will always be read as zero even if written to a different value. The actual content of the register is correct.

Problem fix/Workaround

Do not use software that reads these registers to get the Analog Initialization configuration.

#### 5. CPU clock frequency limited to 24MHz

The CPU clock must never exceed 24MHz for any supply level.

Problem fix/Workaround

None.

#### 6. CPU clock frequency limited to 20MHz if using both application section and boot section

The CPU clock frequency must never exceed 20MHz when jumping between flash application section and boot section or executing code from one section and reading (LPM) from the other. If exceeding this frequency the first instruction/read will be read as NOP/0x00.

These conditions occur when:

- Executing code in one section and jumping (JMP, CALL, RET, branch) to other section.
- Interrupt table is located in different flash section than the code is executed from.
- Using LPM reading the other flash section than the code is executed from.
- · Reading signature rows
- Running CRC and the address crosses the boundary between the two sections.

Problem fix/Workaround

For all conditions except CRC crossing the boundary between the sections, enable the Flash Power Reduction mode and add a NOP after every LPM instruction. For CRC there is no workaround.

#### 7. High active current consumption at low frequency

The current consumption in Active mode is higher than specified for all frequencies below 12MHz. The extra current consumption increases with supply level and lower frequency (see Figure 39-1 on page 135).

