

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18856-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

IADLE	3-13: 3PE	CIA			REGISTE	R SUIVIIVIA	KI DANNO (NUED)				
Address	Name	PIC16(L)F18856	PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 30	(Continued)											-	
E21b		—	х		—		RE1PPS<5:0>						uu uuuu
FJIII	REIFFO	х	_				Unimplemented						
		_	Х	-	—			RE2	PPS<5:0>			00 0000	uu uuuu
F3211	REZPPS	х	_				U	nimplemented					
F33h F37h	_	-	-				Unimplemented						_
F38h	ANSELA			ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
F39h	WPUA			WPUA7	WPUA6	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	0000 0000	0000 0000
F3Ah	ODCONA			ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000 0000	0000 0000
F3Bh	SLRCONA			SLRA7	SLRA6	SLRA5	SLRA4	SLRA3	SLRA2	SLRA1	SLRA0	1111 1111	1111 1111
F3Ch	INLVLA			INLVLA7	INLVLA6	INLVLA5	INLVLA4	INLVLA3	INLVLA2	INLVLA1	INLVLA0	1111 1111	1111 1111
F3Dh	IOCAP			IOCAP7	IOCAP6	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	0000 0000	0000 0000
F3Eh	IOCAN			IOCAN7	IOCAN6	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	0000 0000	0000 0000
F3Fh	IOCAF			IOCAF7	IOCAF6	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	0000 0000	0000 0000
F40h	CCDNA			CCDNA7	CCDNA6	CCDNA5	CCDNA4	CCDNA3	CCDNA2	CCDNA1	CCDNA0	0000 0000	0000 0000
F41h	CCDPA			CCDPA7	CCDPA6	CCDPA5	CCDPA4	CCDPA3	CCDPA2	CCDPA1	CCDPA0	0000 0000	0000 0000
F42h	—	-	-		-		U	nimplemented		·		—	—
F43h	ANSELB			ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
F44h	WPUB			WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	0000 0000	0000 0000
F45h	ODCONB			ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000 0000	0000 0000
F46h	SLRCONB			SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0	1111 1111	1111 1111

x = unknown, u = unchanged, g =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

Note 1: Register present on PIC16F18855/75 devices only.

2: Unimplemented, read as '1'.

TABLE 6-1:	NOSC/COSC BIT SETTINGS
------------	------------------------

NOSC<2:0>/ COSC<2:0>	Clock Source			
111	EXTOSC ⁽¹⁾			
110	HFINTOSC ⁽²⁾			
101	LFINTOSC			
100	SOSC			
011	Reserved (it operates like NOSC = 110)			
010	EXTOSC with 4x PLL ⁽¹⁾			
001	HFINTOSC with 2x PLL ⁽¹⁾			
000	Reserved (it operates like NOSC = 110)			

Note 1: EXTOSC configured by the FEXTOSC bits of Configuration Word 1 (Register 4-1).

TABLE 6-2: NDIV/CDIV BIT SETTING

NDIV<3:0>/ CDIV<3:0>	Clock divider
1111-1010	Reserved
1001	512
1000	256
0111	128
0110	64
0101	32
0100	16
0011	8
0010	4
0001	2
0000	1

REGISTER 6-3: OSCCON3: OSCILLATOR CONTROL REGISTER 3

R/W/HC-0/0	R/W-0/0	U-0	R-0/0	R-0/0	U-0	U-0	U-0		
CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—		
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HC = Bit is cleared by hardware

bit 7	CSWHOLD: Clock Switch Hold bit					
	1 = Clock switch will hold (with interrupt) when the oscillator selected by NOSC is ready					
	is clear at the time that NOSCR becomes '1', the switch will occur					
bit 6	SOSCPWR: Secondary Oscillator Power Mode Select bit					
	1 = Secondary oscillator operating in High-power mode					
	0 = Secondary oscillator operating in Low-power mode					
bit 5	Unimplemented: Read as '0'.					
bit 4	ORDY: Oscillator Ready bit (read-only)					
	1 = OSCCON1 = OSCCON2; the current system clock is the clock specified by NOSC					
	0 = A clock switch is in progress					
bit 3	NOSCR: New Oscillator is Ready bit (read-only)					
	1 = A clock switch is in progress and the oscillator selected by NOSC indicates a "ready" condition					
	0 = A clock switch is not in progress, or the NOSC-selected oscillator is not yet ready					
bit 2-0	Unimplemented: Read as '0'					

^{2:} HFINTOSC settings are configured with the HFFRQ bits of the OSCFRQ register (Register 6-6).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	—	_	_	—	—	INTEDG	134
PIE0	_	—	TMR0IE	IOCIE	_	—	—	INTE	135
PIE1	OSFIE	CSWIE	—	—	—	—	ADTIE	ADIE	136
PIE2	-	ZCDIE	—	_		—	C2IE	C1IE	137
PIE3	-	—	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	138
PIE4	_	—	TMR6IE	TMR5IE	TMR4IE	TMR3IE	TMR2IE	TMR1IE	139
PIE5	CLC4IE	CLC3IE	CLC2IE	CLC1IE		TMR5GIE	TMR3GIE	TMR1GIE	140
PIE6	—	—	—	CCP5IE	CCP4IE	CCP3IE	CCP2IE	CCP1IE	141
PIE7	SCANIE	CRCIE	NVMIE	NCO1IE	—	CWG3IE	CWG2IE	CWG1IE	142
PIE8	_	—	SMT2PWAIE	SMT2PRAIE	SMT2IE	SMT1PWAIE	SMT1PRAIE	SMT1IE	143
PIR0	—	—	TMR0IF	IOCIF	—	—	—	INTF	144
PIR1	OSFIF	CSWIF	—	_	_	—	ADTIF	ADIF	145
PIR2	_	ZCDIF	—	_	_	—	C2IF	C1IF	146
PIR3	_	_	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	147
PIR4	-	—	TMR6IF	TMR5IF	TMR4IF	TMR3IF	TMR2IF	TMR1IF	148
PIR5	CLC4IF	CLC3IF	CLC2IF	CLC1IF	_	TMR5GIF	TMR3GIF	TMR1GIF	149
PIR6	_	—	—	CCP5IF	CCP4IF	CCP3IF	CCP2IF	CCP1IF	150
PIR7	SCANIF	CRCIF	NVMIF	NCO1IF	—	CWG3IF	CWG2IF	CWG1IF	152
PIR8	_		SMT2PWAIF	SMT2PRAIF	SMT2IF	SMT1PWAIF	SMT1PRAIF	SMT1IF	153

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

Image: NVMREGS LWLO FREE WRERR ^(1,2,3) WREN WR ^(4,6,6) RD ⁽⁷⁾ bit 7 Dit 7 Dit 7 Dit 7 Dit 7 Dit 7 Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is uknown -n/n = Value at POR and BOR/Value at all other Resets '' = Bit is set '' 0 = Bit is cleared HC = Bit is cleared by hardware Visition 1 tit 7 Unimplemented: Read as '0' EBit is cleared by hardware Visition 1 bit 7 Unimplemented: Read as '0' EBit is cleared by hardware Visition 2 tit 8 NUMREGS: Configuration Select bit 1 Access EEPROM, Configuration, User ID and Device ID Registers 0 0 A cocess FPM Dit Code Write Latches Only bit When REE = 0: 1 The next WR command writes data or erases Otherwise: The bit is ignored Dif 2 PErforms an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 's) to prepare for writing. 1 Performs an erase operation complete on mally bit 4 FREE: PPM Erase Enable bit Mereframe Arease Co	U-1	0 R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 LVMLO: Load Write Latches Only bit When REE = 0: 1 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFR Trass Enable bit When NVMREGS:NMANDR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 's) to prepare for writing. 0 = All write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A write operation was operation completed normally bit 3 WREER: Program/Erase operation with the next WR command; the 32-word pseudo-row containing the indicat by Targam or erase operation completed normally		- NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD ⁽⁷⁾
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR Points to a write-protected address. 0 = The program or erase operation completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR Points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,56) 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a PEPM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a PEPM location: 1 = Initiates an erase	bit 7		·	•			<u>.</u>	bit 0
Legend: W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1 = Bit is set 0' = Bit is cleared HC = Bit is cleared by hardware bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally WREER: Program/Erase Enable bit 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase cable bit 1 = A lows program/Erase cable bit 1 = Nites an erase/poration is complete and inactive <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BORValue at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREOS: Configuration, Select bit 1 = Access FEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored When NVMREGS.NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Enable bit NUMARE Outpot on erase operation completed normally bit 2 WREN: Program/Erase chable bit 1 = Avite operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a EEPROM location: 1 = Inititates an erase/program cycle at the corres	Legend:							
S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The invest WR command updates the write latch for this word within the row; no memory operation is initiate 0 = All write operation is the a PEM location: 1 = Peforma an crase operat	R = Read	dable bit	W = Writable b	it	U = Unimplemer	nted bit, read as	; 'O'	
'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLC: Load Write Latches Only bit When FREE = 0' 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a HEPRO containc: 1 = A write operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 bit 1 WRE: Write Control bit ^{45,61} When NVMEGS/NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMEGS/NVMADR points to a DEPIM location: 1 = Initiates a read at ddress = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and th bit is cleared when the operation is complete. The bit c	S = Bit ca	an only be set	x = Bit is unkno	own	-n/n = Value at F	OR and BOR/	/alue at all other F	Resets
bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command wipdates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS: NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^{11,4,3}) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = Inhibits programming/erase operation completed normally bit 1 Wrex NVMERGS:NVMADR points to a EEPROM location: 1 = A lice aperation is complete and inactive When NVMREGNVMADR points to a EEPROM location: 1 = initiates an erase/program cycle at the corresponding EEPROM location 0 = N	'1' = Bit is	s set	'0' = Bit is clear	red	HC = Bit is clear	ed by hardware	9	
bit 7 Unimplemented: Read as '0' bit 6 NVMRECS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 UNLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation completed normally bit 4 WREW: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 1 WREN: Program/Erase Enable bit 1 = Allows program/Erase enable bit 1 = Initiates a reade/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a EPEM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and th bit is cleared when the operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷ 0 1 =								
bit 6 NVMREGS: Configuration, User ID and Device ID Registers 0 = Access FERM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE : PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit(1*.3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allives programming/erase opcles 0 = Inhibits programming/erasesing of program Flash bit 1 WREG.IVMADR points to a EEPROM location: 1 = Initiates are experiorgram cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.IVMADR points to a TEPM location: 1 = Initiates are ead at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete and inactive Otherwis	bit 7	Unimplemen	ted: Read as '0'					
 1 = Access EEPROM, Configuration, User ID and Device ID Registers a Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: The next WR command updates the write latch for this word within the row; no memory operation is initiate	bit 6	NVMREGS: (Configuration Sele	ct bit				
 bit 5 LWLO: Load Write Latches Only bit When FREE = 0: The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing.		1 = Access	EEPROM, Configu	uration, User ID	and Device ID Re	gisters		
bit 5 LWLD: Load write Latches Only bit <u>When FREE = ::</u> 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit <u>When NVMREGS:NVMADR points to a PFM location:</u> 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR : Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = Allows program/Erase Enable bit 1 = Allows program/Erase copies 0 = Inhibits program/ingrasing of program Flash bit 1 bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and								
 The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A liows program/erase cycles 0 = Inhibits program/ing/reasing of program Flash bit 1 WR: Write Control bit^(4,6,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM Program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the it is is cleared when the operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the it is cleared when the operation is complete and inactive	DIT 5	When FRFF	= 0.	ly dit				
 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVIREGS:NVMADR points to a PEM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. a A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A Allows program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREGN/WADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREGN/WADR points to a PEROM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive		1 = The nex	t WR command up	odates the write	latch for this word	within the row;	no memory opera	ation is initiated.
bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = A lows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,6,6) When NVMREG:NVMADR points to a PEPM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is clear		0 = The nex	t WR command w	rites data or era	ses			
bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit(^{1,2,3}) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one when NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits program/Irase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase operation is complete and inactive When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software.		Otherwise: If	he bit is ignored					
 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase operation is complete and inactive When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at ddress = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive 	bit 4	FREE: PFM E	Erase Enable bit	inte to a PEM lo	cation:			
address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits program/Increase operation of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"		1 = Performs	s an erase operati	ion with the nex	t WR command; tl	he 32-word pse	udo-row containir	ng the indicated
 All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = A llows program/Erase Enable bit 1 = Allows program/Erase excles 0 = Inhibits program/manage excles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: I = Initiates an erase/program cycle at the corresponding EEPROM location		address	is erased (to all 1	s) to prepare for	writing.			0
bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive 0 = NVM read operation i		0 = All write	operations have o	completed norm	ally			
 I = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete and inactive WVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete and inactive 	bit 3	WRERR: Pro	gram/Erase Error	Flag bit ^(1,2,3)				
NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit may be written to '1' by software; in order to implement test sequences. 4: This bit can only be s		1 = A write c	pperation was inte	vare. rrupted bv a Re	set, interrupted ur	nlock sequence	or WR was writt	en to one while
 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit Allows program/erase cycles Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates the operation indicated by Table 10-4		NVMAD	R points to a write	-protected addr	ess.		,	
 bit 2 WREN: Program/Erase Enable bit = Allows program/erase cycles Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: I = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = The prog	gram or erase ope	ration complete	d normally			
 Allows program/erase cycles a Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 	bit 2	WREN: Prog	ram/Erase Enable	bit				
 bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"		$\perp = $ Allows p 0 = Inhibits r	orogram/erase cycl programming/eras	ies ing of program l	Flash			
When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored Bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"	hit 1	WR· Write Co	ontrol hit(4,5,6)	ing of program				
 1 = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive <u>When NVMREG:NVMADR points to a PFM location: Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive </u>	bit i	When NVMR	EG:NVMADR poir	nts to a EEPRO	M location:			
 NVM program/erase operation is complete and inactive <u>When NVMREG:NVMADR points to a PFM location</u>: Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive Otherwise: This bit is ignored Bit Read Control bit⁽⁷⁾ Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). Bit must be cleared by software; hardware will not clear this bit. Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		1 = Initiates	an erase/program	cycle at the co	rresponding EEPR	OM location		
 I = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM pro	ogram/erase opera	ation is complete	e and inactive			
 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		1 = Initiates	the operation indi	cated by Table 1	0-4			
 Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM pro	ogram/erase opera	ation is complete	e and inactive			
 bit 0 RD: Read Control bit⁽¹⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		Otherwise: Th	his bit is ignored					
 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	bit 0	RD: Read Co	ntrol bit ⁽⁷⁾					
 Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence". 		⊥ = Initiates bit is cle	a read at address ared when the one	= NVMADR1, a	nd loads data to N ete. The bit can or	VMDAT Read ta	lkes one instruction	on cycle and the
 Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM rea	ad operation is cor	mplete and inact	tive			0.
 Bit must be cleared by software; hardware will not clear this bit. Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	Note 1	Rit is undefined wh	ile WR = 1 (during		write operation it n	nav he '0' or '1')	
 Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	2:	Bit must be cleared	by software; hard	ware will not cle	ear this bit.		1-	
4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"	3:	Bit may be written t	to '1' by software i	n order to imple	ment test sequend	ces.		
E. Operations are self timed, and the WP bit is cleared by bardware when complete	4:	This bit can only be	e set by following t	he unlock seque	ence of Section 1	0.4.2 "NVM Un	lock Sequence".	
 Operations are sen-uned, and the WR bit is cleared by hardware when complete. Once a write operation is initiated, setting this bit to zero will have no effect. 	5:	Operations are set	tion is initiated se	tting this bit to 7	by naroware when	ffect		

REGISTER 10-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 10-1).

12.14.8 CURRENT-CONTROLLED DRIVE MODE CONTROL

The CCDPE and CCDNE registers (Register 12-53 and Register 12-54) control the Current-Controlled Drive mode for both the positive-going and negative-going drivers. When a CCDPE[y] or CCDNE[y] bit is set and the CCDEN bit of the CCDCON register is set, the Current-Controlled mode is enabled for the corresponding port pin. When the CCDPE[y] or CCDNE[y] bit is clear, the Current-Controlled mode for the corresponding port pin is disabled. If the CCDPE[y] or CCDNE[y] bit is set and the CCDEN bit is clear, operation of the port pin is undefined (see **Section 12.1.1** "**Current-Controlled Drive**" for current-controlled use precautions).

12.14.9 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic. See **Section 13.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

12.14.10 PORTE FUNCTIONS AND OUTPUT PRIORITIES

Each pin defaults to the PORT latch data after Reset. Other output functions are selected with the peripheral pin select logic. See **Section 13.0 "Peripheral Pin Select (PPS) Module"** for more information.

Analog input functions, such as ADC and comparator inputs, are not shown in the peripheral pin select lists. Digital output functions may continue to control the pin when it is in Analog mode.

REGISTER 15-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBP7 | IOCBP6 | IOCBP5 | IOCBP4 | IOCBP3 | IOCBP2 | IOCBP1 | IOCBP0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 IOCBP<7:0>: Interrupt-on-Change PORTB Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7 | IOCBN6 | IOCBN5 | IOCBN4 | IOCBN3 | IOCBN2 | IOCBN1 | IOCBN0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

IOCBN<7:0>: Interrupt-on-Change PORTB Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative-going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 15-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7 | IOCBF6 | IOCBF5 | IOCBF4 | IOCBF3 | IOCBF2 | IOCBF1 | IOCBF0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0

IOCBF<7:0>: Interrupt-on-Change PORTB Flag bits

- 1 = An enabled change was detected on the associated pin.
 - Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

20.12 Configuring the CWG

The following steps illustrate how to properly configure the CWG.

- 1. Ensure that the TRIS control bits corresponding to the desired CWG pins for your application are set so that the pins are configured as inputs.
- 2. Clear the EN bit, if not already cleared.
- 3. Set desired mode of operation with the MODE bits.
- Set desired dead-band times, if applicable to mode, with the CWGxDBR and CWGxDBF registers.
- 5. Setup the following controls in the CWGxAS0 and CWGxAS1 registers.
 - a. Select the desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using autoshutdown because start-up will be from a shutdown state).
 - c. Set which pins will be affected by auto-shutdown with the CWGxAS1 register.
 - d. Set the SHUTDOWN bit and clear the REN bit.
- 6. Select the desired input source using the CWGxISM register.
- 7. Configure the following controls.
 - a. Select desired clock source using the CWGxCLKCON register.
 - b. Select the desired output polarities using the CWGxCON1 register.
 - c. Set the output enables for the desired outputs.
- 8. Set the EN bit.
- Clear TRIS control bits corresponding to the desired output pins to configure these pins as outputs.
- 10. If auto-restart is to be used, set the REN bit and the SHUTDOWN bit will be cleared automatically. Otherwise, clear the SHUTDOWN bit to start the CWG.

20.12.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the LSBD and LSAC bits of the CWGxAS0 register. LSBD<1:0> controls the CWGxB and D override levels and LSAC<1:0> controls the CWGxA and C override levels. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not affect the override level.

20.12.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the REN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 20-13 and Figure 20-14.

20.12.2.1 Software Controlled Restart

When the REN bit of the CWGxAS0 register is cleared, the CWG must be restarted after an auto-shutdown event by software. Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the SHUTDOWN bit will remain set. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

20.12.2.2 Auto-Restart

When the REN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically. The SHUTDOWN bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the SHUTDOWN bit is cleared. The CWG will then resume operation.

22.7 Register Definitions: CLC Control

REGISTER 22-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LCxEN	_	LCxOUT	LCxINTP	LCxINTN		LCxMODE<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxEN: Configurable Logic Cell Enable bit
	 1 = Configurable logic cell is enabled and mixing input signals 0 = Configurable logic cell is disabled and has logic zero output
bit 6	Unimplemented: Read as '0'
bit 5	LCxOUT: Configurable Logic Cell Data Output bit
	Read-only: logic cell output data, after LCPOL; sampled from CLCxOUT
bit 4	LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit
	 1 = CLCxIF will be set when a rising edge occurs on CLCxOUT 0 = CLCxIF will not be set
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit
	 1 = CLCxIF will be set when a falling edge occurs on CLCxOUT 0 = CLCxIF will not be set
bit 2-0	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits
	111 = Cell is 1-input transparent latch with S and R
	110 = Cell is J-K flip-flop with R
	101 = Cell is 2-input D flip-flop with R
	100 = Cell is 1-input D flip-flop with S and R
	011 = Cell is S-R latch
	010 = Cell is 4-input AND
	001 = Cell is OR-XOR
	000 = Cell is AND-OR

REGISTER 23-2: ADCON1: ADC CONTROL REGISTER 1

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0
ADPPOL	ADIPEN	ADGPOL	—	—	—	—	ADDSEN
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 ADDPOL: Precharge Polarity bit If ADPRE>0x00:

	Action During 1st Precharge Stage				
ADFFUL	External (selected analog I/O pin)	Internal (AD sampling capacitor)			
1	Shorted to AVDD	C _{HOLD} shorted to Vss			
0	Shorted to Vss	C _{HOLD} shorted to AVDD			

	<u>Otherwise</u>
	The bit is ignored
bit 6	ADIPEN: A/D Inverted Precharge Enable bit
	If ADDSEN = 1:
	1 = The precharge and guard signals in the second conversion cycle are the opposite polarity of the first cycle
	0 = Both Conversion cycles use the precharge and guards specified by ADPPOL and ADGPOL
	<u>Otherwise</u> :
	The bit is ignored
bit 5	ADGPOL: Guard Ring Polarity Selection bit
	1 = ADC guard ring outputs start as digital high during precharge stage
	0 = ADC guard ring outputs start as digital low during precharge stage
bit 4-1	Unimplemented: Read as '0'
bit 0	ADDSEN: Double-Sample Enable bit
	1 = See Table 23-5.
	0 = One conversion is performed for each trigger

TABLE 23-5: EXAMPLE OF REGISTER VALUES FOR ACCUMULATE AND AVERAGE MODES

Trig ADC	lger ONT	Sample	ADRES	ADI AD	PREV PSIS	ADACC
0	1	п		0	1	
T1	T1	1	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
T2		2	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)
Т3	T2	3	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
T4		4	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)
T5	Т3	5	S(n)	S(n-1)	ADFLTR(n-1)	ADACC(n-1)-S(n-1)
Т6	_	6	S(n)	S(n-1)	ADFLTR(n-2)	ADACC(n-1)+S(n-1)

	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
bit 7 bit 0 R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is sunchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n'n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplemented: Read as '0'		_			ADPCI	H<5:0>		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111100 = ADC1 output ⁽¹⁾ 111100 = Temperature Indicator ⁽³⁾ 111101 = Reserved. No channel connected. 100010 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 10101 = AND3 ⁽⁴⁾ 011101 = AND3 ⁽⁴⁾ 01101 = ANC3 01000 = ANC4 010101 = ANC5 010101 = ANC5 010101 = ANC5 010101 = ANC5 010101 = ANC5 010101 = ANC5 010101 = ANC8 01011 = ANC7 01110 = ANB8 01101 = ANB8 01101 = ANB8 01101 = ANB4 01101 = ANB4 01101 = ANB4 01101 = ANB5	bit 7							bit
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:07: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = DAC1 output ⁽¹⁾ 111101 = Temperature Indicator ⁽³⁾ 111010 = ANSs (Analog Ground) 111011 = Reserved. No channel connected.								
R = Readable bit U = Writable bit U = Unimplemented: bit, read as '0' u = Bit is sunchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = DAC1 output ⁽¹⁾ 111110 = Reserved. No channel connected. . . 100010 = ANE2 ⁽⁴⁾ 100010 = ANE2 ⁽⁴⁾ 100001 = ANE1 ⁽⁴⁾ 100001 = ANE5 ⁽⁴⁾ 011111 = AND6 ⁽⁴⁾ 011111 = AND7 01111 = ANC5 01111 = ANC7 011111	Legend:							
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111101 = Temperature Indicator ⁽³⁾ 111101 = Reserved. No channel connected. 100010 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 101001 = AND5 ⁽⁴⁾ 011111 = AND5 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01101 = AND3 ⁽⁴⁾ 01101 = AND3 ⁽⁴⁾ 01101 = AND3 ⁽⁴⁾ 01101 = AND3 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01101	R = Readable b	it	W = Writable bit		U = Unimpleme	ented bit, read as	s 'O'	
'1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-S:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = DAC1 output ⁽¹⁾ 11110 = DAC1 output ⁽¹⁾ 11110 = Reserved. No channel connected. . . 100010 = ANE2 ⁽⁴⁾ 100001 = ANE1 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 100100 = ANE0 ⁽⁴⁾ 01111 = AND5 ⁽⁴⁾ 01110 = AND5 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01111 = ANC7 01011 = ANC3 01010 = ANC4 01011 = ANC3 01001 = ANC4 01011 = ANB7 01111 = ANB7 01111 = ANB8 01111 = ANB8 01111 = ANB7 01111 = ANB8 01111 = ANB7 01111 = ANB8 01111 = ANB8	u = Bit is unchar	nged	x = Bit is unknov	vn	-n/n = Value at	POR and BOR/	/alue at all other	Resets
bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-S: 0>: ADC Positive Input Channel Selection bits 11111 = Fixed Voltage Reference (FVR) ⁽²⁾ 11110 = DAC1 output ⁽¹⁾ 11110 = Temperature Indicator ⁽³⁾ 11110 = AVSS (Analog Ground) 110010 = ANE2 ⁽⁴⁾ 100010 = ANE2 ⁽⁴⁾ 100001 = ANE1 ⁽⁴⁾ 10111 = AND7 ⁽⁴⁾ 11110 = AND5 ⁽⁴⁾ 01110 = AND5 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = ANC7 01010 = ANC4 01001 = ANC5 01000 = ANC4 01011 = ANB7 01110 = ANB8 01101 = ANB4 01011 = ANB4	'1' = Bit is set		'0' = Bit is cleare	d				
bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 11111 = Fixed Voltage Reference (FVR) ⁽²⁾ 11110 = DAC1 output ⁽¹⁾ 11101 = Temperature Indicator ⁽³⁾ 11100 = AVS: (Analog Ground) 11011 = Reserved. No channel connected.	bit 7-6	Unimplement	ed: Read as '0'					
000101 = ANA5	bit 5-0	Unimplementa ADPCH<5:0>: 11111 = Fixe 11110 = DAG 11101 = Tem 11100 = AVS 11001 = Res 100010 = ANE 100001 = ANE 100000 = ANE 01111 = ANE 01110 = ANE 01101 = ANE 01101 = ANE 01101 = ANE 01101 = ANE 01101 = ANE 01001 = ANE 01011 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01010 = ANG 01001 = ANG 01011 = ANG 01001 = ANG 01011 = ANG 01001 = ANG 01010 = ANG 01011 = ANG 01001 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01011 = ANG 01011 = ANG 01011 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 01010 = ANG 01011 = ANG 0101	ed: Read as '0' ADC Positive Inputed Voltage Reference C1 output ⁽¹⁾ Inperature Indicator Is (Analog Ground Merved. No channe (4) (4) (4) (4) (4) (5) (4) (4) (5) (4) (4) (5) (4) (4) (5) (4) (4) (5) (5) (5) (5) (5) (5) (5) (5	ut Channel Se ice (FVR) ⁽²⁾ (3)) I connected.	lection bits			

REGISTER 23-8: ADPCH: ADC POSITIVE CHANNEL SELECTION REGISTER

Note 1: See Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" for more information.

- 2: See Section 16.0 "Fixed Voltage Reference (FVR)" for more information.
- 3: See Section 17.0 "Temperature Indicator Module" for more information.
- 4: PIC16(L)F18875 only.

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADPRE	V<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	ADPREV<7:0>: Previous ADC Results Least Significant Byte
	If ADPSIS = 1:
	Least Significant Byte of ADFLTR at the start of current ADC conversion
	If ADPSIS = 0:
	Least Significant bits of ADRES at the start of current ADC conversion ⁽¹⁾

Note 1: If ADPSIS = 0, ADPREVH and ADPREVL are formatted the same way as ADRES is, depending on the ADFRM bit.

REGISTER 23-22: ADACCH: ADC ACCUMULATOR REGISTER HIGH

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADACC<15:8>									
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADACC<15:8>: ADC Accumulator MSB. Most Significant seven bits of accumulator value and sign bit.

REGISTER 23-23: ADACCL: ADC ACCUMULATOR REGISTER LOW

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADACC<7:0>									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADACC<7:0>: ADC Accumulator LSB. Least Significant eight bits of accumulator value.



29.5 Operation Examples

Unless otherwise specified, the following notes apply to the following timing diagrams:

- Both the prescaler and postscaler are set to 1:1 (both the CKPS and OUTPS bits in the TxCON register are cleared).
- The diagrams illustrate any clock except Fosc/4 and show clock-sync delays of at least two full cycles for both ON and Timer2_ers. When using Fosc/4, the clock-sync delay is at least one instruction period for Timer2_ers; ON applies in the next instruction period.
- The PWM Duty Cycle and PWM output are illustrated assuming that the timer is used for the PWM function of the CCP module as described in **Section 30.0 "Capture/Compare/PWM Modules"**. The signals are not a part of the Timer2 module.

29.5.1 SOFTWARE GATE MODE

This mode corresponds to legacy Timer2 operation. The timer increments with each clock input when ON = 1 and does not increment when ON = 0. When the TMRx count equals the PRx period count the timer resets on the next clock and continues counting from 0. Operation with the ON bit software controlled is illustrated in Figure 29-4. With PRx = 5, the counter advances until TMRx = 5, and goes to zero with the next clock.



MODE Ob00000 TMRx_clk Instruction ⁽¹⁾ Instruction ⁽¹⁾ BSF ON	
TMRx_clk	
Instruction ⁽¹⁾ BSF BCF BSF ON	
ON	
PRx 5 TMRx 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 3 4 5 0 1 2 5 0 1 2 1 2 1 3 1 4 5 0 1 1 2 1 3 1 4 5 0 1 1 2 1 3 1 4 1 5 0 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 2 1 3 1 4 1 5 0 1 1 1 2 1 3 1 4 1 5 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
TMRx 0 1 2 3 4 5 0 1 2 3 4 5 TMRx_postscaled	
TMRx_postscaled	5 0 1
PWM Duty]
PWM Output	

29.5.9 EDGE-TRIGGERED MONOSTABLE MODES

The Edge-Triggered Monostable modes start the timer on an edge from the external Reset signal input, after the ON bit is set, and stop incrementing the timer when the timer matches the PRx period value. The following edges will start the timer:

- Rising edge (MODE<4:0> = 10001)
- Falling edge (MODE<4:0> = 10010)

TMRx_ers

TMRx_postscaled

TMRx

0

FIGURE 29-12:

• Rising or Falling edge (MODE<4:0> = 10011)

When an Edge-Triggered Monostable mode is used in conjunction with the CCP PWM operation the PWM drive goes active with the external Reset signal edge that starts the timer, but will not go active when the timer matches the PRx value. While the timer is incrementing, additional edges on the external Reset signal will not affect the CCP PWM.

> 2 3

1)

5

0

4

PIC16(L)F18856/76

Rev. 10-000203A 4/7/2016 MODE 0b10001 TMRx_clk PRx 5 Instruction⁽¹⁾ BSF (BCF) BSF BSF BCF ON

1 2 3 4

5

0

RISING EDGE-TRIGGERED MONOSTABLE MODE TIMING DIAGRAM (MODE = 10001)



0

set or clear the ON bit of TxCON. CPU execution is asynchronous to the timer clock input.

، 3

1 2 5

4

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP1CON	EN		OUT	FMT		MODE	=<3:0>		452
CCP2CON	EN	_	OUT	FMT	MODE<3:0>				452
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSEL<1:0> C1TSEL<1:0>				455
CCPTMRS1	—	—	P7TSE	L<1:0>	P6TSEL<1:0> C5TSEL<1:0>			455	
INTCON	GIE	PEIE	—	—	— — — INTEDG			134	
PIE1	OSFIE	CSWIE	—	—	_	—	ADTIE	ADIE	136
PIR1	OSFIF	CSWIF	—	—	_	—	ADTIF	ADIF	145
PR2	Timer2 Mod	Module Period Register							425*
TMR2	Holding Register for the 8-bit TMR2 Register								425*
T2CON	ON		CKPS<2:0>			OUTP	S<3:0>		441
T2CLKCON	—	_	_	—		440			
T2RST	—		—			443			
T2HLT	PSYNC	CKPOL	CKSYNC	_		442			
PR4	Timer4 Mod	ule Period Re	gister						425*
TMR4	Holding Reg	ister for the 8	-bit TMR4 Re	gister					425*
T4CON	ON		CKPS<2:0>			OUTP	S<3:0>		441
T4CLKCON	_	_	_	_	_		CS<3:0>		440
T4RST	—	_	—			443			
T4HLT	PSYNC	CKPOL	CKSYNC	-		MODE	=<3:0>		442
PR6	Timer6 Mod	ule Period Re	gister						425*
TMR6	Holding Register for the 8-bit TMR6 Register							425*	
T6CON	ON		CKPS<2:0>		OUTPS<3:0>				
T6CLKCON	—	—	—	_	—		CS<2:0>		440
T6RST	—	—	_			RSEL<4:0>			443
T6HLT	PSYNC	CKPOL	CKSYNC	—		MODE	=<3:0>		442

TABLE 29-3: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module. * Page provides register information.

REGISTER 31-7: SSPxBUF: MSSPx BUFFER REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			SSPBL	IF<7:0>			
bit 7							bit 0
l egend:							

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SSPBUF<7:0>: MSSP Buffer bits

TABLE 31-3: SUMMARY OF REGISTERS ASSOCIATED WITH MSSPx

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE	PEIE			—	—		INTEDG	134	
PIR3	—	—	RCIF	TXIF	BCL2IF	SSP2IF	BCL1IF	SSP1IF	147	
PIE3	—	—	RCIE	TXIE	BCL2IE	SSP2IE	BCL1IE	SSP1IE	138	
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	503	
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		504	
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	505	
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	503	
SSP1MSK				SSPMS	K<7:0>				507	
SSP1ADD	SSPADD<7:0>									
SSP1BUF	SSPBUF<7:0>								508	
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	503	
SSP2CON1	WCOL	SSPOV	SSPEN	CKP		504				
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	505	
SSP2CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	503	
SSP2MSK	SSPMSK<7:0>								507	
SSP2ADD	SSPADD<7:0>								507	
SSP2BUF	SSPBUF<7:0>								508	
SSP1CLKPPS	_	_		SSP1CLKPPS<4:0>						
SSP1DATPPS	—	—		SSP1DATPPS<4:0>						
SSP1SSPPS	—			SSP1SSPPS<4:0>						
SSP2CLKPPS	—	—	—	SSP2CLKPPS<4:0>						
SSP2DATPPS	—	—	_	SSP2DATPPS<4:0>						
SSP2SSPPS	—	—			SS	P2SSPPS<4:	0>		249	
RxyPPS	—	—	-	RxyPPS<4:0>						

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSPx module

Note 1: When using designated I^2C pins, the associated pin values in INLVLx will be ignored.

FIGURE 37-21: I²C BUS START/STOP BITS TIMING



TABLE 37-24: I²C BUS START/STOP BITS REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Symbol	Charact	Min.	Тур	Max.	Units	Conditions		
SP90*	TSU:STA	Start condition	100 kHz mode	4700		—	ns	Only relevant for Repeated Start	
		Setup time	400 kHz mode	600	_	-		condition	
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	-	ns	After this period, the first clock	
		Hold time	400 kHz mode	600		-		pulse is generated	
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700		—	ns		
		Setup time	400 kHz mode	600		—			
SP93	THD:STO	Stop condition	100 kHz mode	4000		-	ns		
		Hold time	400 kHz mode	600					

* These parameters are characterized but not tested.

FIGURE 37-22: I²C BUS DATA TIMING



Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 38-43: Temp. Indicator Initial Offset, Low Range, Temp. = 20°C, PIC16LF18856/76 Only.



FIGURE 38-44: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 5.5V, PIC16F18856/76 Only.



FIGURE 38-45: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.6V.



FIGURE 38-46: Temp. Indicator Slope Normalized to 20°C, High Range, VDD = 3.0V.



FIGURE 38-47: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.6V.



FIGURE 38-48: Temp. Indicator Slope Normalized to 20°C, Low Range, VDD = 3.0V.

40.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES			
Dimens	Dimension Limits			MAX		
Number of Pins	Ν		28			
Pitch	е	.100 BSC				
Top to Seating Plane	А	-	-	.200		
Molded Package Thickness	A2	.120	.135	.150		
Base to Seating Plane	A1	.015	-	-		
Shoulder to Shoulder Width	E	.290	.310	.335		
Molded Package Width	E1	.240	.285	.295		
Overall Length	D	1.345	1.365	1.400		
Tip to Seating Plane	L	.110	.130	.150		
Lead Thickness	С	.008	.010	.015		
Upper Lead Width	b1	.040	.050	.070		
Lower Lead Width	b	.014	.018	.022		
Overall Row Spacing §	eB	_	-	.430		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B