



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-UFQFN Exposed Pad
Supplier Device Package	28-UQFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f18856-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

0/1	40-Pin PDIP	40-Pin UQFN	44-Pin QFN	44-Pin TQFP	ADC	Voltage Reference	DAC	Comparators	Zero-Cross Detect	MSSP (SPI/I <sup>2</sup> C)	EUSART	WSQ	Timers/SMT	CCP and PWM	CWG	ССС	NCO	Clock Reference (CLKR	Interrupt-on-Change	Basic
RA0	2	17	19	19	ANA0	—	—	C1IN0- C2IN0-	_			-	—	—	—	CLCIN0 <sup>(1)</sup>			IOCA0	—
RA1	3	18	20	20	ANA1	—	—	C1IN1- C2IN1-	_	_	_	—	—	_	—	CLCIN1 <sup>(1)</sup>	—	_	IOCA1	—
RA2	4	19	21	21	ANA2	VREF-	DAC1OUT1	C1IN0+ C2IN0+	_	_		—	—	—	—	—			IOCA2	—
RA3	5	20	22	22	ANA3	VREF+	—	C1IN1+	_		l	MDCARL <sup>(1)</sup>	—	_	—			l	IOCA3	_
RA4	6	21	23	23	ANA4	—	_	_	—	_		MDCARH <sup>(1)</sup>	T0CKI <sup>(1)</sup>	CCP5 <sup>(1)</sup>	—	_			IOCA4	_
RA5	7	22	24	24	ANA5	-	-	-		SS1 <sup>(1)</sup>	_	MDSRC <sup>(1)</sup>	—	_	—	_	—	_	IOCA5	—
RA6	14	29	33	31	ANA6	—	—		—			-	_	—	—	-			IOCA6	OSC2 CLKOUT
RA7	13	28	32	30	ANA7	—	—	_		_		—	—	—	—	—	_		IOCA7	OSC1 CLKIN
RB0	33	8	9	8	ANB0	—	—	C2IN1+	ZCD	SS2 <sup>(1)</sup>		—	—	CCP4 <sup>(1)</sup>	CWG1IN <sup>(1)</sup>	—	_		INT <sup>(1)</sup> IOCB0	—
RB1	34	9	10	9	ANB1	—	—	C1IN3- C2IN3-		SCL2 <sup>(3,4)</sup> SCK2 <sup>(1)</sup>		—	—	—	CWG2IN <sup>(1)</sup>				IOCB1	_
RB2	35	10	11	10	ANB2	—	—	-	_	SDA2 <sup>(3,4)</sup> SDI2 <sup>(1)</sup>	-	—	—	—	CWG3IN <sup>(1)</sup>	—	_	-	IOCB2	—
RB3	36	11	12	11	ANB3	-	—	C1IN2- C2IN2-	_	_		—	—	—	—	—			IOCB3	—
RB4	37	12	14	14	ANB4 ADCACT <sup>(1)</sup>	-	-	_	—	—	—	-	T5G <sup>(1)</sup> SMTWIN2 <sup>(1)</sup>	—	—	—	—	—	IOCB4	—
RB5	38	13	15	15	ANB5	-	—	_	—	_	-	-	T1G <sup>(1)</sup> SMTSIG2 <sup>(1)</sup>	CCP3(1)	—	—	—	-	IOCB5	—
RB6	39	14	16	16	ANB6	—	—	_	_	—	_	—	—	—	—	CLCIN2 <sup>(1)</sup>	—	_	IOCB6	ICSPCLK
RB7	40	15	17	17	ANB7	—	DAC10UT2	1	_	_		—	T6IN <sup>(1)</sup>	_	—	CLCIN3 <sup>(1)</sup>	—		IOCB7	ICSPDAT

#### TABLE 3:40/44-PIN ALLOCATION TABLE (PIC16(L)F18876)

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which port pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for 1<sup>2</sup>C logic levels.; The SCLx/SDAx signals must be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the 1<sup>2</sup>C specific or SMbus input buffer thresholds.

IABLE	BLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)											
Address	Name	PIC16(L)F18856 PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 7												
					CPU	CORE REGISTER	RS; see Table 3-2	for specifics				
38Ch	PWM6DCL		DC<	1:0>	_	_	_	—	_	_	xx	uu
38Dh	PWM6DCH			DC<9:2>							xxxx xxxx	uuuu uuuu
38Eh	PWM6CON		EN	—	OUT	POL	-	_	_	_	0-00	0-00
38Fh	-	_		Unimplemented								_
390h	PWM7DCL		DC<	DC<1:0>							xx	uu
391h	PWM7DCH			DC<9:2>							xxxx xxxx	uuuu uuuu
392h	PWM7CON		EN	EN – OUT POL – – – –							0-00	0-00
393h	-	_				U	Inimplemented				—	_
394h	-	_				U	Inimplemented				—	_
395h	-	_				U	Inimplemented				—	_
396h	-	_				U	Inimplemented				-	—
397h	_	-				U	Inimplemented				_	_
398h	-	_				U	Inimplemented				-	-
399h	_	-		Unimplemented							_	_
39Ah	—	—		Unimplemented							—	—
39Bh	-	—				U	Inimplemented				—	—
39Ch	—	—				U	Inimplemented				—	_
39Dh	-	—				U	Inimplemented				—	—
39Eh	—	—				U	Inimplemented				—	-
39Fh	_	_				U	Inimplemented				_	_

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

Register present on PIC16F18855/75 devices only. Unimplemented, read as '1'. Note 1:

2:

						NT DANKS							
Address	Name	PIC16(L)F18856 PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets	
Bank 29													
					CPU	CORE REGISTER	S; see Table 3-2 f	for specifics					
E8Ch	_	—				U	nimplemented				_	_	
E8Dh	—	—				U	nimplemented				_	—	
E8Eh	_	—				U	nimplemented				_	—	
E8Fh	PPSLOCK		_	—	—	-	—	—	—	PPSLOCKED	0	0	
E90h	INTPPS		_	—	—	_	INTPPS<3:0> 1000						
E91h	TOCKIPPS		_	—	—	_		0100	uuuu				
E92h	T1CKIPPS		_	—	—			1 0000	u uuuu				
E93h	T1GPPS		-	—	—		T1GPPS<4:0>					u uuuu	
E94h	T3CKIPPS		-	—	—			T3CKIPPS<4:0>			1 0000	u uuuu	
E95h	T3GPPS		1	—	—			T3GPPS<4:0>			1 0000	u uuuu	
E96h	T5CKIPPS			_	_			T5CKIPPS<4:0>			1 0000	u uuuu	
E97h	T5GPPS			_	_			T5GPPS<4:0>			0 1100	u uuuu	
E98h	_	—				U	nimplemented					_	
E99h	—	—				U	nimplemented				_	—	
E9Ah	—	—				U	nimplemented				_	—	
E9Bh	—	—				U	nimplemented					—	
E9Ch	T2AINPPS		_	—	—			T2AINPPS<4:0>			1 0011	u uuuu	
E9Dh	T4AINPPS		_	_	_			T4AINPPS<4:0>			1 0101	u uuuu	
E9Eh	T6AINPPS		_	—	—			T6AINPPS<4:0>			0 1111	u uuuu	
E9Fh	—	—				U	nimplemented				-	-	
EA0h	—	—				U	nimplemented				_	—	
EA1h	CCP1PPS		—	—	—			CCP1PPS<4:0>			1 0010	u uuuu	

#### 

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Register present on PIC16F18855/75 devices only. Legend:

Note 1:

2: Unimplemented, read as '1'.



- 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Application Notes:
  - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
  - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
  - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
  - AN949, "Making Your Oscillator Work" (DS00949)

#### FIGURE 6-4:

#### CERAMIC RESONATOR OPERATION (XT OR HS MODE)



# 6.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

001 = 2 000 = 1

<b>REGISTER 6</b>	6: OSCF	RQ: HFINTO	SC FREQUE	ENCY SELEC	TION REGIS	TER				
U-0	U-0	U-0	U-0	U-0	R/W-q/q	R/W-q/q	R/W-q/q			
			_	_	H	HFFRQ<2:0> <sup>(1)</sup>				
bit 7	·				•		bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'				
u = Bit is unchanged x = Bit is unknow			nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7-3	Unimplemen	ted: Read as '	0'							
bit 2-0	HFFRQ<2:0> Nominal Freq 111 = Reserv 110 = 32 101 = 16 100 = 12 011 = 8 010 = 4	: HFINTOSC F ( <u>MHz) (NOSC</u> /ed	Frequency Sel ; = 110):							

Note 1: When RSTOSC=110 (HFINTOSC 1 MHz), the HFFRQ bits will default to '010' upon Reset; when RSTOSC = 000 (HFINTOSC 32 MHz), the HFFRQ bits will default to '110' upon Reset.

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0		
—	—	TMR0IE	IOCIE	—	—	—	INTE		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared	HS = Hardware set					

# REGISTER 7-2: PIE0: PERIPHERAL INTERRUPT ENABLE REGISTER 0

bit 4IOCIE: Interrupt-on-Change Interrupt Enable1 = Enables the IOC change interrupt0 = Disables the IOC change interruptbit 3-1Unimplemented: Read as '0'bit 0INTE: INT External Interrupt Flag bit <sup>(1)</sup>	
bit 3-1Unimplemented: Read as '0'bit 0INTE: INT External Interrupt Flag bit(1)	le bit
bit 0 INTE: INT External Interrupt Flag bit <sup>(1)</sup>	
<ul><li>1 = Enables the INT external interrupt</li><li>0 = Disables the INT external interrupt</li></ul>	

Unimplemented: Read as '0'

bit 7-6

#### Note 1: The External Interrupt GPIO pin is selected by INTPPS (Register 13-1).

Note:	Bit PEIE of the INTCON register must be
	set to enable any peripheral interrupt
	controlled by PIE1-PIE8. Interrupt sources
	controlled by the PIE0 register do not
	require PEIE to be set in order to allow
	interrupt vectoring (when GIE is set).

# 11.7 Configuring the CRC

The following steps illustrate how to properly configure the CRC.

- Determine if the automatic Program Memory scan will be used with the scanner or manual calculation through the SFR interface and perform the actions specified in Section 11.4 "CRC Data Sources", depending on which decision was made.
- 2. If desired, seed a starting CRC value into the CRCACCH/L registers.
- 3. Program the CRCXORH/L registers with the desired generator polynomial.
- Program the DLEN<3:0> bits of the CRCCON1 register with the length of the data word – 1 (refer to Example 11-1). This determines how many times the shifter will shift into the accumulator for each data word.
- Program the PLEN<3:0> bits of the CRCCON1 register with the length of the polynomial – 2 (refer to Example 11-1).
- Determine whether shifting in trailing zeros is desired and set the ACCM bit of CRCCON0 register appropriately.
- 7. Likewise, determine whether the MSb or LSb should be shifted first and write the SHIFTM bit of CRCCON0 register appropriately.
- 8. Write the CRCGO bit of the CRCCON0 register to begin the shifting process.
- 9a. If manual SFR entry is used, monitor the FULL bit of CRCCON0 register. When FULL = 0, another word of data can be written to the CRCDATH/L registers, keeping in mind that CRCDATH should be written first if the data has >8 bits, as the shifter will begin upon the CRCDATL register being written.
- 9b. If the scanner is used, the scanner will automatically stuff words into the CRCDATH/L registers as needed, as long as the SCANGO bit is set.
- 10a. If using the Flash memory scanner, monitor the SCANIF (or the SCANGO bit) for the scanner to finish pushing information into the CRCDATA registers. After the scanner is completed, monitor the CRCIF (or the BUSY bit) to determine that the CRC has been completed and the check value can be read from the CRCACC registers. If both the interrupt flags are set (or both BUSY and SCANGO bits are cleared), the completed CRC calculation can be read from the CRCACCH/L registers.
- 10b.If manual entry is used, monitor the CRCIF (or BUSY bit) to determine when the CRCACC registers will hold the check value.

# 11.8 Program Memory Scan Configuration

If desired, the Program Memory Scan module may be used in conjunction with the CRC module to perform a CRC calculation over a range of program memory addresses. In order to set up the Scanner to work with the CRC you need to perform the following steps:

- Set the EN bit to enable the module. This can be performed at any point preceding the setting of the SCANGO bit, but if it gets disabled, all internal states of the Scanner are reset (registers are unaffected).
- Choose which memory access mode is to be used (see Section 11.10 "Scanning Modes") and set the MODE bits of the SCANCON0 register appropriately.
- 3. Based on the memory access mode, set the INTM bits of the SCANCON0 register to the appropriate interrupt mode (see Section 11.10.5 "Interrupt Interaction")
- 4. Set the SCANLADRL/H and SCANHADRL/H registers with the beginning and ending locations in memory that are to be scanned.
- 5. Begin the scan by setting the SCANGO bit in the SCANCON0 register. The scanner will wait (CRCGO must be set) for the signal from the CRC that it is ready for the first Flash memory location, then begin loading data into the CRC. It will continue to do so until it either hits the configured end address or an address that is unimplemented on the device, at which point the SCANGO bit will clear, Scanner functions will cease, and the SCANIF interrupt will be triggered. Alternately, the SCANGO bit can be cleared in software if desired.

# 11.9 Scanner Interrupt

The scanner will trigger an interrupt when the SCANGO bit transitions from '1' to '0'. The SCANIF interrupt flag of PIR7 is set when the last memory location is reached and the data is entered into the CRCDATA registers. The SCANIF bit can only be cleared in software. The SCAN interrupt enable is the SCANIE bit of the PIE7 register.

# 11.10 Scanning Modes

The memory scanner can scan in four modes: Burst, Peek, Concurrent, and Triggered. These modes are controlled by the MODE bits of the SCANCON0 register. The four modes are summarized in Table 11-1.

# 12.5 Register Definitions: PORTA

#### **REGISTER 12-2: PORTA: PORTA REGISTER**

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RA7     | RA6     | RA5     | RA4     | RA3     | RA2     | RA1     | RA0     |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |
| Legend: |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RA<7:0>**: PORTA I/O Value bits<sup>(1)</sup> 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

### REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7  | TRISA6  | TRISA5  | TRISA4  | TRISA3  | TRISA2  | TRISA1  | TRISA0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

# 12.8 PORTC Registers

#### 12.8.1 DATA REGISTER

PORTC is an 8-bit wide bidirectional port. The corresponding data direction register is TRISC (Register 12-23). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12.4.9 shows how to initialize an I/O port.

Reading the PORTC register (Register 12-22) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The PORT data latch LATC (Register 12-24) holds the output port data, and contains the latest value of a LATC or PORTC write.

### 12.8.2 DIRECTION CONTROL

The TRISC register (Register 12-23) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

### 12.8.3 INPUT THRESHOLD CONTROL

The INLVLC register (Register 12-29) controls the input voltage threshold for each of the available PORTC input pins. A selection between the Schmitt Trigger CMOS or the TTL Compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTC register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 37-4 for more information on threshold levels.

Note:	Changing the input threshold selection
	should be performed while all peripheral
	modules are disabled. Changing the
	threshold level during the time a module is
	active may inadvertently generate a
	transition associated with an input pin,
	regardless of the actual voltage level on
	that pin.

# 12.8.4 OPEN-DRAIN CONTROL

The ODCONC register (Register 12-27) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONC bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONC bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

**Note:** It is not necessary to set open-drain control when using the pin for I<sup>2</sup>C; the I<sup>2</sup>C module controls the pin and makes the pin open-drain.

# 12.8.5 SLEW RATE CONTROL

The SLRCONC register (Register 12-28) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONC bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONC bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

# 12.8.6 ANALOG CONTROL

The ANSELC register (Register 12-25) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELC bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

# 12.8.7 WEAK PULL-UP CONTROL

The WPUC register (Register 12-26) controls the individual weak pull-ups for each port pin.

# 18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Programmable input selection
- · Programmable output polarity
- Rising/falling output edge interrupts
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- CWG1 Auto-shutdown source
- Selectable voltage reference

# 18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

The comparators available are shown in Table 18-1.

#### TABLE 18-1: AVAILABLE COMPARATORS

Device	C1	C2	C3	C4	C5
PIC16(L)F18856/76 PIC16(L)F18856/76	•	•	•	•	•



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CWG1CLKCON	_	_	_	-	-	—	—	CS	312
CWG1ISM	—	_	_	_		١S•	<3:0>		312
CWG1DBR	—	_			DBR	<5:0>			308
CWG1DBF	_				DBF	<5:0>			308
CWG1CON0	EN	LD		_	—		MODE<2:0>		311
CWG1CON1	_		IN	—	POLD	POLC	POLB	POLA	307
CWG1AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	_	309
CWG1AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
CWG1STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	311
CWG2CLKCON	_			_	—	—	—	CS	312
CWG2ISM	_			— IS<3:0>					312
CWG2DBR	_			DBR<5:0>					
CWG2DBF	_			DBF<5:0>					
CWG2CON0	EN	LD		_	—		MODE<2:0>		311
CWG2CON1	_		IN	—	POLD	POLC	POLB	POLA	307
CWG2AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	—	_	309
CWG2AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
CWG2STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	311
CWG3CLKCON	_			_	—	—	—	CS	312
CWG3ISM	_			_		١S·	<3:0>		312
CWG3DBR	—	_			DBR	<5:0>			308
CWG3DBF	—	_		DBF<5:0>					
CWG3CON0	EN	LD	_	— — — MODE<2:0>				311	
CWG3CON1	—	_	IN	_	POLD	POLC	POLB	POLA	307
CWG3AS0	SHUTDOWN	REN	LSBD	<1:0>	LSAC	<1:0>	_	_	309
CWG3AS1	_	AS6E	AS5E	AS4E	AS3E	AS2E	AS1E	AS0E	310
CWG3STR	OVRD	OVRC	OVRB	OVRA	STRD	STRC	STRB	STRA	311

#### TABLE 20-4: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Legend: - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

# 23.5.5 BURST AVERAGE MODE

The Burst Average mode (ADMD = '011') acts the same as the Average mode in most respects. The one way it differs is that it continuously retriggers ADC sampling until the ADCNT value is greater than or equal to ADRPT, even if Continuous Sampling mode (see Section 23.5.8 "Continuous Sampling Mode") is not enabled. This allows for a threshold comparison on the average of a short burst of ADC samples.

## 23.5.6 LOWPASS FILTER MODE

The Lowpass Filter mode (ADMD = '100') acts similarly to the Average mode in how it handles samples (accumulates samples until ADCNT value greater than or equal to ADRPT, then triggers threshold comparison), but instead of a simple average, it performs a lowpass filter operation on all of the samples, reducing the effect of high-frequency noise on the average, then performs a threshold comparison on the results. (see Table 23-3 for a more detailed description of the mathematical operation). In this mode, the ADCRS bits determine the cut-off frequency of the lowpass filter (as demonstrated by Table 23-4).

# 23.5.7 THRESHOLD COMPARISON

At the end of each computation:

- The conversion results are latched and held stable at the end-of-conversion.
- The difference value is calculated based on a difference calculation which is selected by the ADCALC<2:0> bits in the ADCON3 register. The value can be one of the following calculations (see Register 23-4 for more details):
  - The first derivative of single measurements
  - The CVD result in CVD mode
  - The current result vs. a setpoint
  - The current result vs. the filtered/average result
  - The first derivative of the filtered/average value
  - Filtered/average value vs. a setpoint
- The result of the calculation (ADERR) is compared to the upper and lower thresholds, ADUTH<ADUTHH:ADUTHL> and ADLTH<ADLTHH:ADLTHL> registers, to set the ADUTHR and ADLTHR flag bits. The threshold logic is selected by ADTMD<2:0> bits in the ADCON3 register. The threshold trigger option can be one of the following
  - Never interrupt
  - Error is less than lower threshold
  - Error is greater than or equal to lower threshold
  - Error is between thresholds (inclusive)
  - Error is outside of thresholds
  - Error is less than or equal to upper threshold
  - Error is greater than upper threshold
  - Always interrupt regardless of threshold test results
- The threshold interrupt flag ADTIF is set when the threshold condition is met.

Note 1: The threshold tests are signed operations.

**2:** If ADAOV is set, a threshold interrupt is signaled.

# 27.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, Timer0 operates as a timer and will increment on multiples of the clock source, as determined by the Timer0 prescaler.

### 27.2.2 EXTERNAL CLOCK SOURCE

When an external clock source is selected, Timer0 can operate as either a timer or a counter. Timer0 will increment on multiples of the rising edge of the external clock source, as determined by the Timer0 prescaler.

# 27.3 Programmable Prescaler

A software programmable prescaler is available for exclusive use with Timer0. There are 16 prescaler options for Timer0 ranging in powers of two from 1:1 to 1:32768. The prescaler values are selected using the T0CKPS<3:0> bits of the T0CON1 register.

The prescaler is not directly readable or writable. Clearing the prescaler register can be done by writing to the TMR0L register or the T0CON1 register.

# 27.4 Programmable Postscaler

A software programmable postscaler (output divider) is available for exclusive use with Timer0. There are 16 postscaler options for Timer0 ranging from 1:1 to 1:16. The postscaler values are selected using the TOOUTPS<3:0> bits of the TOCON0 register.

The postscaler is not directly readable or writable. Clearing the postscaler register can be done by writing to the TMR0L register or the T0CON0 register.

# 27.5 Operation during Sleep

When operating synchronously, Timer0 will halt. When operating asynchronously, Timer0 will continue to increment and wake the device from Sleep (if Timer0 interrupts are enabled) provided that the input clock source is active.

# 27.6 Timer0 Interrupts

The Timer0 interrupt flag bit (TMR0IF) is set when either of the following conditions occur:

- 8-bit TMR0L matches the TMR0H value
- 16-bit TMR0 rolls over from 'FFFFh'

When the postscaler bits (T0OUTPS<3:0>) are set to 1:1 operation (no division), the T0IF flag bit will be set with every TMR0 match or rollover. In general, the TMR0IF flag bit will be set every T0OUTPS +1 matches or rollovers.

If Timer0 interrupts are enabled (TMR0IE bit of the PIE0 register = 1), the CPU will be interrupted and the device may wake from sleep (see Section 27.2, Clock Source Selection for more details).

# 27.7 Timer0 Output

The Timer0 output can be routed to any I/O pin via the RxyPPS output selection register (see **Section 13.0** "**Peripheral Pin Select (PPS) Module**" for additional information). The Timer0 output can also be used by other peripherals, such as the Auto-conversion Trigger of the Analog-to-Digital Converter. Finally, the Timer0 output can be monitored through software via the Timer0 output bit (T0OUT) of the T0CON0 register (Register 27-1).

TMR0\_out will be one postscaled clock period when a match occurs between TMR0L and TMR0H in 8-bit mode, or when TMR0 rolls over in 16-bit mode. The Timer0 output is a 50% duty cycle that toggles on each TMR0\_out rising clock edge.

#### 31.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of  $\overline{ACK}$  is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 31-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

#### 31.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

### 31.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

### 31.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ( $\overrightarrow{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overrightarrow{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

31.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPx-CON2 register. Interrupt is generated once the Stop/Restart condition is complete.

#### 31.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 31-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 31-39).

#### FIGURE 31-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 31-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



# 31.8 Register Definitions: MSSPx Control

# REGISTER 31-1: SSPxSTAT: SSPx STATUS REGISTER

R/W-0/0	R/W-0/0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0	R/HS/HC-0
SMP	CKE <sup>(1)</sup>	D/A	P <sup>(2)</sup>	S <sup>(2)</sup>	R/W	UA	BF
bit 7							bit 0
Legend:							
R = Readable bit	t	W = Writable bit		U = Unimpleme	nted bit, read as '0	3	
u = Bit is unchan	ged	x = Bit is unknow	/n	-n/n = Value at l	POR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleare	d	HS/HC = Hardw	vare set/clear		
bit 7	SMP: SPI Data	Input Sample bit					
	SPI Master mod	<u>e:</u>					
	1 = Input data sa	ampled at end of d ampled at middle d	lata output time	he			
	SPI Slave mode						
	SMP must be cl	eared when SPI is	used in Slave n	node			
	<u>In I<sup>2</sup>C Master or</u> 1 = Slew rate c	<u>Slave mode:</u> ontrol disabled for	Standard Speed	mode (100 kHz	and 1 MHz)		
	0 = Slew rate c	ontrol enabled for	High-Speed mod	de (400 kHz)	,		
bit 6	CKE: SPI Clock	Edge Select bit (S	SPI mode only) <sup>(1</sup>	)			
	In SPI Master or	Slave mode:	nome optive to Idl	a ala ak atata			
	$\perp$ = Transmit occ 0 = Transmit occ	curs on transition f	rom Idle to active	e clock state			
	In I <sup>2</sup> C <sup>™</sup> mode o	nly:					
	1 = Enable input	t logic so that three	sholds are comp	liant with SMBus	specification		
		Bus specific inputs					
bit 5	D/A: Data/Addre	ess bit (IFC mode o	only) eived or transmi	tted was data			
	0 = Indicates the	at the last byte rec	eived or transmi	tted was address			
bit 4	P: Stop bit <sup>(2)</sup>						
	(I <sup>2</sup> C mode only.	This bit is cleared	when the MSSF	o module is disabl	led, SSPEN is clea	red.)	
	1 = Indicates that	at a Stop bit has be	een detected las	t (this bit is '0' on	Reset)		
	0 = Stop bit was	not detected last					
bit 3	S: Start bit (2)	This hit is cleared	when the MCCC	modulo io diochl	lad SSDEN is also	rod )	
	1 = Indicates that	at a Start bit has be	een detected las	t (this bit is '0' on	Reset)	reu.)	
	0 = Start bit was	not detected last					
bit 2	R/W: Read/Write	e bit information (I	<sup>2</sup> C mode only)				
	This bit holds the	e R/W bit info <u>rmat</u> i	on following the	last address mate	ch. This bit is only v	alid from the addr	ess match to the
	In I <sup>2</sup> C Slave mo	de:	DIL.				
	1 = Read						
	In I <sup>2</sup> C Master m	ode.					
	1 = Transmit is	s in progress					
	0 = Transmit is	not in progress			ndianta if the MCCI	Dia in IDI E mada	
<b>L</b> :1 4		S DIL WILLI SEN, RO	SEN, PEN, RCEI	N OF ACKEIN WIII I			
DILI	1 = Indicates that	at the user needs t	o update the ad	dress in the SSP	ADD register		
	0 = Address doe	es not need to be u	updated				
bit 0	BF: Buffer Full S	Status bit					
	Receive (SPI an	nd I <sup>2</sup> C modes):	in full				
	$\perp$ = Receive con 0 = Receive not	complete SSPxBUF	is iuli UF is emptv				
	Transmit (I <sup>2</sup> C m	ode only):	e. io ompty				
	1 = Data transm 0 = Data transm	it in progress (doe it complete (does	s not include the	ACK and Stop b	its), SSPxBUF is fu s), SSPxBUF is em	ıll pty	
Note 1: Pola	arity of clock state	is set by the CKP	bit of the SSPxC	ON register.			

2: This bit is cleared on Reset and when SSPEN is cleared.

REGISTER 31-5:	SSPxMSK: SSPx MASK REGISTER
REGISTER 31-5:	SSPXMSK: SSPX MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
			SSPM	SK<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value				R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-1	SSPMSK<7	:1>: Mask bits					
	1 = The rec	eived address bi	t n is compar	red to SSPxAD	D <n> to detect</n>	I <sup>2</sup> C address ma	atch
	0 = The received address bit n is not used to detect I <sup>2</sup> C address match						
bit 0 SSPMSK<0>: Mask bit for I <sup>2</sup> C Slave mode, 10-bit Address							
	<u>l<sup>2</sup>C Slave m</u>	ode, 10-bit addre	ess (SSPM<3	3:0> = 0111 or	1111 <b>)</b> :	2	
	1 = The rec	eived address bi	t 0 is compar	red to SSPxADI	D<0> to detect	I <sup>2</sup> C address ma	atch
	0 = The rec	eived address bi	t 0 is not use	d to detect I <sup>2</sup> C	address match		

I<sup></sup><u>←C Slave mode, 7-bit address</u>:

MSK0 bit is ignored.

## REGISTER 31-6: SSPxADD: MSSPx ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|         |         |         | SSPAD   | D<7:0>  |         |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### Master mode:

bit 7-0	SSPADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

#### 10-Bit Slave mode – Most Significant Address Byte:

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 SSPADD<2:1>: Two Most Significant bits of 10-bit Address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### <u>10-Bit Slave mode – Least Significant Address Byte:</u>

bit 7-0 SSPADD<7:0>: Eight Least Significant bits of 10-bit Address

#### 7-Bit Slave mode:

- bit 7-1 SSPADD<7:1>: 7-bit Address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

# REGISTER 32-2: SMTxCON1: SMT CONTROL REGISTER 1

R/W/HC-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SMTxGO	REPEAT	—	_		MODE	<3:0>	
bit 7	•						bit 0
Legend:							
HC = Bit is clea	ared by hardwa	are		HS = Bit is se	t by hardware		
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on condi	tion	
bit 7	SMTxGO: SM	IT GO Data Ad	equisition bit				
	1 = Increment 0 = Increment	ting, acquiring ting, acquiring	data is enable data is disable	d d			
bit 6	<b>REPEAT:</b> SM 1 = Repeat Da 0 = Single Ac	T Repeat Acquation ata Acquisition quisition mode	uisition Enable mode is enab is enabled	bit led			
bit 5-4	Unimplemen	ted: Read as '	0'				
bit 3-0	MODE<3:0>	SMT Operatior	n Mode Select	bits			
	1111 = Reser	rved					
	•						
	•						
	1011 <b>= Rese</b> r	rved					
	1010 = Windo	owed counter					
	1001 = Gateo	ter					
	0111 = Captu	ire					
	0110 = Time	of flight					
	0101 = Gated	d windowed me	easure				
	0100 =  Windo	and low time m	easurement				
	0010 = Perio	d and Duty-Cy	cle Acquisition				
	0001 <b>= Gate</b>	d Timer	-				
	0000 = Timer						

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc	: = 3.686	4 MHz	Fos	c = 1.000	) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	—
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	—	57.60k	0.00	3	—	_	—
115.2k	—	_		—	—		115.2k	0.00	1	—	—	

TABLE 33-4:	BAUD RATE FOR	ASYNCHRONOUS MODE	S (CONTINUED)
-------------	---------------	-------------------	---------------

BAUD RATE	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

BAUD RATE	SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1											
	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	_	—

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1  $\mu$ F, TA = 25°C.



**FIGURE 38-1:** Voh vs. Ioh Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-2: VOL vs. IOL Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-3: VOH vs. IOH Over Temperature, VDD = 3.0V.



FIGURE 38-4: Vol. vs. Iol. Over Temperature, VDD = 3.0V.



**FIGURE 38-5:** VOH vs. IOH Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.



**FIGURE 38-6:** VoL vs. IoL Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.