

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 32MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 25  |
| Program Memory Size        | 28KB (16K x 14)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 256 x 8   |
| RAM Size                   | 2K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.3V ~ 5.5V   |
| Data Converters            | A/D 24x10b; D/A 1x5b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | 28-SOIC   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16f18856t-i-so">https://www.e-xfl.com/product-detail/microchip-technology/pic16f18856t-i-so</a> |

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)**

| Address  | Name       | PIC16(L)F18856 | PIC16(L)F18876 | Bit 7         | Bit 6 | Bit 5     | Bit 4 | Bit 3     | Bit 2     | Bit 1 | Bit 0     | Value on:<br>POR, BOR | Value on all<br>other Resets |
|--|------------|----------------|----------------|---------------|-------|-----------|-------|-----------|-----------|-------|-----------|-----------------------|------------------------------|
| <b>Banks 12</b>  |            |                |                |               |       |           |       |           |           |       |           |                       |                              |
| <b>CPU CORE REGISTERS; see Table 3-2 for specifics</b> |            |                |                |               |       |           |       |           |           |       |           |                       |                              |
| 60Ch   | CWG1CLKCON |                |                | —             | —     | —         | —     | —         | —         | —     | CS        | ---- --0              | ---- --0                     |
| 60Dh   | CWG1ISM    |                |                | —             | —     | —         | —     | IS<3:0>   |           |       | ---- 0000 | ---- 0000             |                              |
| 60Eh   | CWG1DBR    |                |                | —             | —     | DBR<5:0>  |       |           |           |       |           | --00 0000             | --00 0000                    |
| 60Fh   | CWG1DBF    |                |                | —             | —     | DBF<5:0>  |       |           |           |       |           | --00 0000             | --00 0000                    |
| 610h   | CWG1CON0   |                |                | EN            | LD    | —         | —     | —         | MODE<2:0> |       |           | 00-- -000             | 00-- -000                    |
| 611h   | CWG1CON1   |                |                | —             | —     | IN        | —     | POLD      | POLC      | POLB  | POLA      | --x- 0000             | --u- 0000                    |
| 612h   | CWG1AS0    |                |                | SHUTDOWN      | REN   | LSBD<1:0> |       | LSAC<1:0> |           | —     | —         | 0001 01--             | 0001 01--                    |
| 613h   | CWG1AS1    |                |                | —             | AS6E  | AS5E      | AS4E  | AS3E      | AS2E      | AS1E  | AS0E      | -000 0000             | -000 0000                    |
| 614h   | CWG1STR    |                |                | OVRD          | OVRC  | OVRB      | OVRTA | STRD      | STRC      | STRB  | STRA      | 0000 0000             | 0000 0000                    |
| 615h   | —          | —              |                | Unimplemented |       |           |       |           |           |       |           | —                     | —                            |
| 616h   | CWG2CLKCON |                |                | —             | —     | —         | —     | —         | —         | —     | CS        | ---- --0              | ---- --0                     |
| 617h   | CWG2ISM    |                |                | —             | —     | —         | —     | IS<3:0>   |           |       | ---- 0000 | ---- 0000             |                              |
| 618h   | CWG2DBR    |                |                | —             | —     | DBR<5:0>  |       |           |           |       |           | --00 0000             | --00 0000                    |
| 619h   | CWG2DBF    |                |                | —             | —     | DBF<5:0>  |       |           |           |       |           | --00 0000             | --00 0000                    |
| 61Ah   | CWG2CON0   |                |                | EN            | LD    | —         | —     | —         | MODE<2:0> |       |           | 00-- -000             | 00-- -000                    |
| 61Bh   | CWG2CON1   |                |                | —             | —     | IN        | —     | POLD      | POLC      | POLB  | POLA      | --x- 0000             | --u- 0000                    |
| 61Ch   | CWG2AS0    |                |                | SHUTDOWN      | REN   | LSBD<1:0> |       | LSAC<1:0> |           | —     | —         | 0001 01--             | 0001 01--                    |
| 61Dh   | CWG2AS1    |                |                | —             | AS6E  | AS5E      | AS4E  | AS3E      | AS2E      | AS1E  | AS0E      | -000 0000             | -000 0000                    |
| 61Eh   | CWG2STR    |                |                | OVRD          | OVRC  | OVRB      | OVRTA | STRD      | STRC      | STRB  | STRA      | 0000 0000             | 0000 0000                    |
| 61Fh   | —          | —              |                | Unimplemented |       |           |       |           |           |       |           | —                     | —                            |

**Legend:** x = unknown, u = unchanged, α = depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'.

- Note** 1: Register present on PIC16F18855/75 devices only.  
 2: Unimplemented, read as '1'.

TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

| Address  | Name                   | PIC16(L)/F18856 | PIC16(L)/F18876 | Bit 7             | Bit 6        | Bit 5        | Bit 4         | Bit 3 | Bit 2        | Bit 1     | Bit 0    | Value on:<br>POR, BOR | Value on all<br>other Resets |           |
|--|------------------------|-----------------|-----------------|-------------------|--------------|--------------|---------------|-------|--------------|-----------|----------|-----------------------|------------------------------|-----------|
| <b>Banks 16</b>  |                        |                 |                 |                   |              |              |               |       |              |           |          |                       |                              |           |
| <b>CPU CORE REGISTERS; see Table 3-2 for specifics</b> |                        |                 |                 |                   |              |              |               |       |              |           |          |                       |                              |           |
| 80Ch   | WDTCON0                |                 |                 | —                 | —            | PS<4:0>      |               |       |              | SEN       | --q qqq0 | --q qqq0              |                              |           |
| 80Dh   | WDTCON1                |                 |                 | —                 | WDTCS<2:0>   |              |               | —     | WINDOW<2:0>  |           |          |                       | -qq -qq                      | -qq -qq   |
| 80Eh   | WDTPSL                 |                 |                 | PSCNT<7:0>        |              |              |               |       |              |           |          | 0000 0000             | 0000 0000                    |           |
| 80Fh   | WDTPSH                 |                 |                 | PSCNT<7:0>        |              |              |               |       |              |           |          | 0000 0000             | 0000 0000                    |           |
| 810h   | WDTTMR                 |                 |                 | —                 | WDTTMR<3:0>  |              |               | STATE | PSCNT<17:16> |           |          |                       | -000 0000                    | -000 0000 |
| 811h   | BORCON                 |                 |                 | SBOREN            | —            | —            | —             | —     | —            | —         | BORRDY   | 1--- --q              | u--- --u                     |           |
| 812h   | VREGCON <sup>(1)</sup> |                 |                 | —                 | —            | —            | —             | —     | —            | VREGPM    | Reserved | ---- --01             | ---- --01                    |           |
| 813h   | PCON0                  |                 |                 | STKOVF            | STKUNF       | WDTWV        | RWD $\bar{T}$ | RMCLR | R $\bar{I}$  | POR       | BOR      | 0011 11qq             | qqbb bbbu                    |           |
| 814h   | CCDCON                 |                 |                 | CCDEN             | —            | —            | —             | —     | —            | CCDS<1:0> |          |                       | 0--- --xx                    | 0--- --uu |
| 815h   | —                      | —               | —               | Unimplemented     |              |              |               |       |              |           |          | —                     | —                            |           |
| 816h   | —                      | —               | —               | Unimplemented     |              |              |               |       |              |           |          | —                     | —                            |           |
| 817h   | —                      | —               | —               | Unimplemented     |              |              |               |       |              |           |          | —                     | —                            |           |
| 818h   | —                      | —               | —               | Unimplemented     |              |              |               |       |              |           |          | —                     | —                            |           |
| 819h   | —                      | —               | —               | Unimplemented     |              |              |               |       |              |           |          | —                     | —                            |           |
| 81Ah   | NVMADRL                |                 |                 | NVMADR<7:0>       |              |              |               |       |              |           |          | 0000 0000             | 0000 0000                    |           |
| 81Bh   | NVMADRH                |                 |                 | __ <sup>(2)</sup> | NVMADR<14:8> |              |               |       |              |           |          |                       | 1000 0000                    | 1000 0000 |
| 81Ch   | NVMDATL                |                 |                 | NVMDAT<7:0>       |              |              |               |       |              |           |          | 0000 0000             | 0000 0000                    |           |
| 81Dh   | NVMDATH                |                 |                 | —                 | —            | NVMDAT<13:8> |               |       |              |           |          | --00 0000             | --00 0000                    |           |
| 81Eh   | NVMCON1                |                 |                 | —                 | NVMREGS      | LWLO         | FREE          | WRERR | WREN         | WR        | RD       | -000 x000             | -000 q000                    |           |
| 81Fh   | NVMCON2                |                 |                 | NVMCON2<7:0>      |              |              |               |       |              |           |          | 0000 0000             | 0000 0000                    |           |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations unimplemented, read as '0'.

**Note 1:** Register present on PIC16F18855/75 devices only.

**Note 2:** Unimplemented, read as '1'.

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)**

| Address   | Name        | PIC16(L)F18856 | PIC16(L)F18876 | Bit 7         | Bit 6       | Bit 5 | Bit 4       | Bit 3 | Bit 2  | Bit 1   | Bit 0  | Value on:<br>POR, BOR | Value on all<br>other Resets |           |
|---|-------------|----------------|----------------|---------------|-------------|-------|-------------|-------|--------|---------|--------|-----------------------|------------------------------|-----------|
| <b>Bank 31</b>                                  |             |                |                |               |             |       |             |       |        |         |        |                       |                              |           |
| CPU CORE REGISTERS; see Table 3-2 for specifics |             |                |                |               |             |       |             |       |        |         |        |                       |                              |           |
| F8Ch<br>—<br>FE3h                               |             | —              |                | Unimplemented |             |       |             |       |        |         |        | —                     | —                            |           |
| FE4h  | STATUS_SHAD |                |                | —             | —           | —     | —           | —     | Z_SHAD | DC_SHAD | C_SHAD | ---- -xxx             | ---- -uuu                    |           |
| FE5h  | WREG_SHAD   |                |                | WREG_SHAD     |             |       |             |       |        |         |        | xxxx xxxx             | uuuu uuuu                    |           |
| FE6h  | BSR_SHAD    |                |                | —             | —           | —     | BSR_SHAD    |       |        |         |        | ---x xxxx             | ---u uuuu                    |           |
| FE7h  | PCLATH_SHAD |                |                | —             | PCLATH_SHAD |       |             |       |        |         |        |                       | -xxx xxxx                    | -uuu uuuu |
| FE8h  | FSR0L_SHAD  |                |                | FSR0L_SHAD    |             |       |             |       |        |         |        | xxxx xxxx             | uuuu uuuu                    |           |
| FE9h  | FSR0H_SHAD  |                |                | FSR0H_SHAD    |             |       |             |       |        |         |        | xxxx xxxx             | uuuu uuuu                    |           |
| FEAh  | FSR1L_SHAD  |                |                | FSR1L_SHAD    |             |       |             |       |        |         |        | xxxx xxxx             | uuuu uuuu                    |           |
| FEBh  | FSR1H_SHAD  |                |                | FSR1H_SHAD    |             |       |             |       |        |         |        | xxxx xxxx             | uuuu uuuu                    |           |
| FECh  | —           | —              |                | Unimplemented |             |       |             |       |        |         |        | —                     |                              |           |
| FEDh  | STKPTR      |                |                | —             | —           | —     | STKPTR<4;0> |       |        |         |        | ---1 1111             | ---1 1111                    |           |
| FEEh  | TOSL        |                |                | TOSL<7:0>     |             |       |             |       |        |         |        | xxxx xxxx             | xxxx xxxx                    |           |
| FEFh  | TOSH        |                |                | —             | TOSH<6:0>   |       |             |       |        |         |        |                       | -xxx xxxx                    | -xxx xxxx |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', z = reserved. Shaded locations unimplemented, read as '0'.

**Note 1:** Register present on PIC16F18855/75 devices only.

**Note 2:** Unimplemented, read as '1'.

# PIC16(L)F18856/76

---

## 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

### 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as shown in Table 4-1.

**TABLE 4-1: CONFIGURATION WORD LOCATIONS**

| Configuration Word | Location |
|--------------------|----------|
| CONFIG1            | 8007h    |
| CONFIG2            | 8008h    |
| CONFIG3            | 8009h    |
| CONFIG4            | 800Ah    |
| CONFIG5            | 800Bh    |

**Note:** The  $\overline{\text{DEBUG}}$  bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

# PIC16(L)F18856/76

## REGISTER 7-6: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

|       |     |         |         |         |         |         |         |
|-------|-----|---------|---------|---------|---------|---------|---------|
| U-0   | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| —     | —   | TMR6IE  | TMR5IE  | TMR4IE  | TMR3IE  | TMR2IE  | TMR1IE  |
| bit 7 |     |         |         |         |         |         | bit 0   |

### Legend:


|                      |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | HS = Hardware set                                     |

- bit 7-6      **Unimplemented:** Read as '0'
- bit 5      **TMR6IE:** TMR6 to PR6 Match Interrupt Enable bit  
 1 = Enables the Timer6 to PR6 match interrupt  
 0 = Disables the Timer6 to PR6 match interrupt
- bit 4      **TMR5IE:** Timer5 Overflow Interrupt Enable bit  
 1 = Enables the Timer5 overflow interrupt  
 0 = Disables the Timer5 overflow interrupt
- bit 3      **TMR4IE:** TMR4 to PR4 Match Interrupt Enable bit  
 1 = Enables the Timer4 to PR4 match interrupt  
 0 = Disables the Timer4 to PR4 match interrupt
- bit 2      **TMR3IE:** TMR3 Overflow Interrupt Enable bit  
 1 = Enables the Timer3 overflow interrupt  
 0 = Enables the Timer3 overflow interrupt
- bit 1      **TMR2IE:** TMR2 to PR2 Match Interrupt Enable bit  
 1 = Enables the Timer2 to PR2 match interrupt  
 0 = Disables the Timer2 to PR2 match interrupt
- bit 0      **TMR1IE:** Timer1 Overflow Interrupt Enable bit  
 1 = Enables the Timer1 overflow interrupt  
 0 = Enables the Timer1 overflow interrupt

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE8.

# PIC16(L)F18856/76

**FIGURE 10-5: PROGRAM FLASH MEMORY (PFM) WRITE FLOWCHART**



# PIC16(L)F18856/76

## REGISTER 11-14: SCANHADRH: SCAN HIGH ADDRESS HIGH BYTE REGISTER

|                             |         |         |         |         |         |         |         |
|-----------------------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0                     | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| HADR<15:8> <sup>(1,2)</sup> |         |         |         |         |         |         |         |
| bit 7                       |         |         |         |         |         |         | bit 0   |

### Legend:

|                      |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0      **HADR<15:8>**: Scan End Address bits<sup>(1,2)</sup>  
Most Significant bits of the address at the end of the designated scan

- Note 1:** Registers SCANHADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).  
**2:** While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

## REGISTER 11-15: SCANHADRL: SCAN HIGH ADDRESS LOW BYTE REGISTER

|                            |         |         |         |         |         |         |         |
|----------------------------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0                    | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| HADR<7:0> <sup>(1,2)</sup> |         |         |         |         |         |         |         |
| bit 7                      |         |         |         |         |         |         | bit 0   |

### Legend:

|                      |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

bit 7-0      **HADR<7:0>**: Scan End Address bits<sup>(1,2)</sup>  
Least Significant bits of the address at the end of the designated scan

- Note 1:** Registers SCANHADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).  
**2:** While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

# PIC16(L)F18856/76

## REGISTER 12-25: ANSEL0: PORTC ANALOG SELECT REGISTER

|         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W-1/1 |
| ANSC7   | ANSC6   | ANSC5   | ANSC4   | ANSC3   | ANSC2   | ANSC1   | ANSC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0      **ANSC<7:0>**: Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively<sup>(1)</sup>  
0 = Digital I/O. Pin is assigned to port or digital special function.  
1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

## REGISTER 12-26: WPUC: WEAK PULL-UP PORTC REGISTER

|         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0 |
| WPUC7   | WPUC6   | WPUC5   | WPUC4   | WPUC3   | WPUC2   | WPUC1   | WPUC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0      **WPUC<7:0>**: Weak Pull-up Register bits<sup>(1)</sup>  
1 = Pull-up enabled  
0 = Pull-up disabled

**Note 1:** The weak pull-up device is automatically disabled if the pin is configured as an output.

# PIC16(L)F18856/76

**TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE<sup>(1)</sup>**

| Name    | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3            | Bit 2   | Bit 1     | Bit 0   | Register on Page |
|---------|-------|-------|-------|-------|------------------|---------|-----------|---------|------------------|
| PORTE   | —     | —     | —     | —     | RE3              | RE2     | RE1       | RE0     | 227              |
| TRISE   | —     | —     | —     | —     | — <sup>(1)</sup> | TRISE2  | TRISE1    | TRISE0  | 227              |
| LATE    | —     | —     | —     | —     | —                | LATE2   | LATE1     | LATE0   | 228              |
| ANSELE  | —     | —     | —     | —     | —                | ANSE2   | ANSE1     | ANSE0   | 228              |
| WPUE    | —     | —     | —     | —     | WPUE3            | WPUE2   | WPUE1     | WPUE0   | 229              |
| ODCONE  | —     | —     | —     | —     | —                | ODCE2   | ODCE1     | ODCE0   | 229              |
| SLRCONE | —     | —     | —     | —     | —                | SLRE2   | SLRE1     | SLRE0   | 230              |
| INLVLE  | —     | —     | —     | —     | INLVLE3          | INLVLE2 | INLVLE1   | INLVLE0 | 230              |
| CCDPE   | —     | —     | —     | —     | —                | CCDPE2  | CCDPE1    | CCDPE0  | 231              |
| CCDNE   | —     | —     | —     | —     | —                | CCDNE2  | CCDNE1    | CCDNE0  | 231              |
| CCDCON  | CCDEN | —     | —     | —     | —                | —       | CCDS<1:0> |         | 201              |

**Legend:** x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

**Note 1:** Unimplemented, read as '1'.

**TABLE 12-9: SUMMARY OF CONFIGURATION WORD WITH PORTE**

| Name    | Bits | Bit -/7    | Bit -/6 | Bit 13/5                    | Bit 12/4 | Bit 11/3 | Bit 10/2 | Bit 9/1                   | Bit 8/0 | Register on Page |
|---------|------|------------|---------|-----------------------------|----------|----------|----------|---------------------------|---------|------------------|
| CONFIG2 | 13:8 | —          | —       | $\overline{\text{DEBUG}}$   | STVREN   | PPS1WAY  | ZCDDIS   | BORV                      | —       | 93               |
|         | 7:0  | BOREN<1:0> |         | $\overline{\text{LPBOREN}}$ | —        | —        | —        | $\overline{\text{PWRTS}}$ | MCLRE   |                  |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by PORTE.

## 21.2 ZCD Logic Output

The ZCD module includes a Status bit, which can be read to determine whether the current source or sink is active. The OUT bit of the ZCDxCON register is set when the current sink is active, and cleared when the current source is active. The OUT bit is affected by the polarity bit.

## 21.3 ZCD Logic Polarity

The POL bit of the ZCDxCON register inverts the ZCDxOUT bit relative to the current source and sink output. When the POL bit is set, a OUT high indicates that the current source is active, and a low output indicates that the current sink is active.

The POL bit affects the ZCD interrupts. See **Section 21.4 “ZCD Interrupts”**.

## 21.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the PIR2 register will be set when either edge detector is triggered and its associated enable bit is set. The INTP enables rising edge interrupts and the INTN bit enables falling edge interrupts. Both are located in the ZCDxCON register.

To fully enable the interrupt, the following bits must be set:

- ZCDIE bit of the PIE2 register
- INTP bit of the ZCDxCON register (for a rising edge detection)
- INTN bit of the ZCDxCON register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

Changing the POL bit will cause an interrupt, regardless of the level of the EN bit.

The ZCDIF bit of the PIR2 register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

## 21.5 Correcting for VCPINV offset

The actual voltage at which the ZCD switches is the reference voltage at the non-inverting input of the ZCD op amp. For external voltage source waveforms other than square waves, this voltage offset from zero causes the zero-cross event to occur either too early or too late.

### 21.5.1 CORRECTION BY AC COUPLING

When the external voltage source is sinusoidal, the effects of the ZCPINV offset can be eliminated by isolating the external voltage source from the ZCD pin with a capacitor, in addition to the voltage reducing resistor. The capacitor will cause a phase shift resulting in the ZCD output switch in advance of the actual zero crossing event. The phase shift will be the same for both rising and falling zero crossings, which can be compensated for by either delaying the CPU response to the ZCD switch by a timer or other means, or selecting a capacitor value large enough that the phase shift is negligible.

To determine the series resistor and capacitor values for this configuration, start by computing the impedance,  $Z$ , to obtain a peak current of  $300\ \mu\text{A}$ . Next, arbitrarily select a suitably large non-polar capacitor and compute its reactance,  $X_c$ , at the external voltage source frequency. Finally, compute the series resistor, capacitor peak voltage, and phase shift by the formulas shown in Equation 21-2.

When this technique is used and the input signal is not present, the ZCD will tend to oscillate. To avoid this oscillation, connect the ZCD pin to  $V_{DD}$  or GND with a high-impedance resistor such as 200K.

# PIC16(L)F18856/76

**TABLE 22-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx**

| Name     | Bit 7    | Bit 6    | Bit 5       | Bit 4    | Bit 3    | Bit 2        | Bit 1    | Bit 0    | Register on Page |
|----------|----------|----------|-------------|----------|----------|--------------|----------|----------|------------------|
| INTCON   | GIE      | PEIE     | —           | —        | —        | —            | —        | INTEDG   | 134              |
| PIR5     | CLC4IF   | CLC3IF   | CLC2IF      | CLC1IF   | —        | TMR5GIF      | TMR3GIF  | TMR1GIF  | 149              |
| PIE5     | CLC4IE   | CLC4IE   | CLC2IE      | CLC1IE   | —        | TMR5GIE      | TMR3GIE  | TMR1GIE  | 140              |
| CLC1CON  | LC1EN    | —        | LC1OUT      | LC1INTP  | LC1INTN  | LC1MODE<2:0> |          |          | 327              |
| CLC1POL  | LC1POL   | —        | —           | —        | LC1G4POL | LC1G3POL     | LC1G2POL | LC1G1POL | 328              |
| CLC1SEL0 | —        | —        | LC1D1S<5:0> |          |          |              |          |          | 329              |
| CLC1SEL1 | —        | —        | LC1D2S<5:0> |          |          |              |          |          | 329              |
| CLC1SEL2 | —        | —        | LC1D3S<5:0> |          |          |              |          |          | 329              |
| CLC1SEL3 | —        | —        | LC1D4S<5:0> |          |          |              |          |          | 329              |
| CLC1GLS0 | LC1G1D4T | LC1G1D4N | LC1G1D3T    | LC1G1D3N | LC1G1D2T | LC1G1D2N     | LC1G1D1T | LC1G1D1N | 330              |
| CLC1GLS1 | LC1G2D4T | LC1G2D4N | LC1G2D3T    | LC1G2D3N | LC1G2D2T | LC1G2D2N     | LC1G2D1T | LC1G2D1N | 331              |
| CLC1GLS2 | LC1G3D4T | LC1G3D4N | LC1G3D3T    | LC1G3D3N | LC1G3D2T | LC1G3D2N     | LC1G3D1T | LC1G3D1N | 332              |
| CLC1GLS3 | LC1G4D4T | LC1G4D4N | LC1G4D3T    | LC1G4D3N | LC1G4D2T | LC1G4D2N     | LC1G4D1T | LC1G4D1N | 333              |
| CLC2CON  | LC2EN    | —        | LC2OUT      | LC2INTP  | LC2INTN  | LC2MODE<2:0> |          |          | 327              |
| CLC2POL  | LC2POL   | —        | —           | —        | LC2G4POL | LC2G3POL     | LC2G2POL | LC2G1POL | 328              |
| CLC2SEL0 | —        | —        | LC2D1S<5:0> |          |          |              |          |          | 329              |
| CLC2SEL1 | —        | —        | LC2D2S<5:0> |          |          |              |          |          | 329              |
| CLC2SEL2 | —        | —        | LC2D3S<5:0> |          |          |              |          |          | 329              |
| CLC2SEL3 | —        | —        | LC2D4S<5:0> |          |          |              |          |          | 329              |
| CLC2GLS0 | LC2G1D4T | LC2G1D4N | LC2G1D3T    | LC2G1D3N | LC2G1D2T | LC2G1D2N     | LC2G1D1T | LC2G1D1N | 330              |
| CLC2GLS1 | LC2G2D4T | LC2G2D4N | LC2G2D3T    | LC2G2D3N | LC2G2D2T | LC2G2D2N     | LC2G2D1T | LC2G2D1N | 331              |
| CLC2GLS2 | LC2G3D4T | LC2G3D4N | LC2G3D3T    | LC2G3D3N | LC2G3D2T | LC2G3D2N     | LC2G3D1T | LC2G3D1N | 332              |
| CLC2GLS3 | LC2G4D4T | LC2G4D4N | LC2G4D3T    | LC2G4D3N | LC2G4D2T | LC2G4D2N     | LC2G4D1T | LC2G4D1N | 333              |
| CLC3CON  | LC3EN    | —        | LC3OUT      | LC3INTP  | LC3INTN  | LC3MODE<2:0> |          |          | 327              |
| CLC3POL  | LC3POL   | —        | —           | —        | LC3G4POL | LC3G3POL     | LC3G2POL | LC3G1POL | 328              |
| CLC3SEL0 | —        | —        | LC3D1S<5:0> |          |          |              |          |          | 329              |
| CLC3SEL1 | —        | —        | LC3D2S<5:0> |          |          |              |          |          | 329              |
| CLC3SEL2 | —        | —        | LC3D3S<5:0> |          |          |              |          |          | 329              |
| CLC3SEL3 | —        | —        | LC3D4S<5:0> |          |          |              |          |          | 329              |
| CLC3GLS0 | LC3G1D4T | LC3G1D4N | LC3G1D3T    | LC3G1D3N | LC3G1D2T | LC3G1D2N     | LC3G1D1T | LC3G1D1N | 330              |
| CLC3GLS1 | LC3G2D4T | LC3G2D4N | LC3G2D3T    | LC3G2D3N | LC3G2D2T | LC3G2D2N     | LC3G2D1T | LC3G2D1N | 331              |
| CLC3GLS2 | LC3G3D4T | LC3G3D4N | LC3G3D3T    | LC3G3D3N | LC3G3D2T | LC3G3D2N     | LC3G3D1T | LC3G3D1N | 332              |
| CLC3GLS3 | LC3G4D4T | LC3G4D4N | LC3G4D3T    | LC3G4D3N | LC3G4D2T | LC3G4D2N     | LC3G4D1T | LC3G4D1N | 333              |
| CLC4CON  | LC4EN    | —        | LC4OUT      | LC4INTP  | LC4INTN  | LC4MODE<2:0> |          |          | 327              |
| CLC4POL  | LC4POL   | —        | —           | —        | LC4G4POL | LC4G3POL     | LC4G2POL | LC4G1POL | 328              |
| CLC4SEL0 | —        | —        | LC4D1S<5:0> |          |          |              |          |          | 329              |
| CLC4SEL1 | —        | —        | LC4D2S<5:0> |          |          |              |          |          | 329              |
| CLC4SEL2 | —        | —        | LC4D3S<5:0> |          |          |              |          |          | 329              |
| CLC4SEL3 | —        | —        | LC4D4S<5:0> |          |          |              |          |          | 329              |
| CLC4GLS0 | LC4G1D4T | LC4G1D4N | LC4G1D3T    | LC4G1D3N | LC4G1D2T | LC4G1D2N     | LC4G1D1T | LC4G1D1N | 330              |

**Legend:** — = unimplemented, read as '0'. Shaded cells are unused by the CLCx modules.

# PIC16(L)F18856/76

**TABLE 23-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES**

| ADC Clock Period (TAD) |                    | Device Frequency (Fosc)   |                           |                           |                           |                           |                           |
|------------------------|--------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|
| ADC Clock Source       | ADCCS<5:0>         | 32 MHz                    | 20 MHz                    | 16 MHz                    | 8 MHz                     | 4 MHz                     | 1 MHz                     |
| Fosc/2                 | 000000             | 62.5ns <sup>(2)</sup>     | 100 ns <sup>(2)</sup>     | 125 ns <sup>(2)</sup>     | 250 ns <sup>(2)</sup>     | 500 ns <sup>(2)</sup>     | 2.0 μs                    |
| Fosc/4                 | 000001             | 125 ns <sup>(2)</sup>     | 200 ns <sup>(2)</sup>     | 250 ns <sup>(2)</sup>     | 500 ns <sup>(2)</sup>     | 1.0 μs                    | 4.0 μs                    |
| Fosc/6                 | 000010             | 187.5 ns <sup>(2)</sup>   | 300 ns <sup>(2)</sup>     | 375 ns <sup>(2)</sup>     | 750 ns <sup>(2)</sup>     | 1.5 μs                    | 6.0 μs                    |
| Fosc/8                 | 000011             | 250 μs <sup>(2)</sup>     | 400 ns <sup>(2)</sup>     | 500 μs <sup>(2)</sup>     | 1.0 μs                    | 2.0 μs                    | 8.0 μs <sup>(3)</sup>     |
| ...                    | ...                | ...                       | ...                       | ...                       | ...                       | ...                       | ...                       |
| Fosc/16                | 000111             | 500 ns <sup>(2)</sup>     | 800 ns <sup>(2)</sup>     | 1.0 μs                    | 2.0 μs                    | 4.0 μs                    | 16.0 μs <sup>(2)</sup>    |
| ...                    | ...                | ...                       | ...                       | ...                       | ...                       | ...                       | ...                       |
| Fosc/128               | 111111             | 4.0 μs                    | 6.4 μs                    | 8.0 μs                    | 16.0 μs <sup>(3)</sup>    | 32.0 μs <sup>(2)</sup>    | 128.0 μs <sup>(2)</sup>   |
| FRC                    | ADCS(ADCON0 <4>)=1 | 1.0-6.0 μs <sup>(1)</sup> |

**Legend:** Shaded cells are outside of recommended range.


**Note 1:** See TAD parameter for FRC source typical TAD value.

**2:** These values violate the required TAD time.

**3:** Outside the recommended TAD time.

**4:** The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC oscillator source must be used when conversions are to be performed with the device in Sleep mode.

**FIGURE 23-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES (ADSC = 0)**




# PIC16(L)F18856/76

## 23.4.1 CVD OPERATION

A CVD operation begins with the ADC's internal sample and hold capacitor ( $C_{\text{HOLD}}$ ) being disconnected from the path which connects it to the external capacitive sensor node. While disconnected,  $C_{\text{HOLD}}$  is precharged to  $V_{\text{DD}}$  or  $V_{\text{SS}}$ , while the path to the sensor node is also discharged to  $V_{\text{DD}}$  or  $V_{\text{SS}}$ . Typically, this node is discharged to the level opposite that of  $C_{\text{HOLD}}$ . When the precharge phase is complete, the  $V_{\text{DD}}/V_{\text{SS}}$  bias paths for the two nodes are shut off and  $C_{\text{HOLD}}$  and the path to the external sensor node are reconnected, at which time the acquisition phase of the CVD operation begins. During acquisition, a capacitive voltage divider is formed between the precharged  $C_{\text{HOLD}}$  and sensor nodes, which results in a final voltage level setting on  $C_{\text{HOLD}}$ , which is determined by the capacitances and precharge levels of the two nodes. After acquisition, the ADC converts the voltage level on  $C_{\text{HOLD}}$ . This process is then repeated with the selected precharge levels for both the  $C_{\text{HOLD}}$  and the inverted sensor nodes. Figure 23-7 shows the waveform for two inverted CVD measurements, which is known as differential CVD measurement.

**FIGURE 23-7: DIFFERENTIAL CVD MEASUREMENT WAVEFORM**



# PIC16(L)F18856/76

## REGISTER 23-32: ADOACT: ADC AUTO CONVERSION TRIGGER CONTROL REGISTER

|       |     |     |             |         |         |         |         |
|-------|-----|-----|-------------|---------|---------|---------|---------|
| U-0   | U-0 | U-0 | R/W-0/0     | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| —     | —   | —   | ADOACT<4:0> |         |         |         |         |
| bit 7 |     |     | bit 0       |         |         |         |         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-5

**Unimplemented:** Read as '0'

bit 4-0

**ADOACT<4:0>:** Auto-Conversion Trigger Select Bits  
See Table 23-2.

# PIC16(L)F18856/76

## 25.6 Register Definitions: DAC Control

### REGISTER 25-1: DAC1CON0: VOLTAGE REFERENCE CONTROL REGISTER 0

|         |     |         |         |              |         |     |         |
|---------|-----|---------|---------|--------------|---------|-----|---------|
| R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 | R/W-0/0      | R/W-0/0 | U-0 | R/W-0/0 |
| DAC1EN  | —   | DAC1OE1 | DAC1OE2 | DAC1PSS<1:0> |         | —   | DAC1NSS |
| bit 7   |     |         |         |              |         |     | bit 0   |

#### Legend:

|                      |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

|         |  |
|---------|--|
| bit 7   | <b>DAC1EN:</b> DAC1 Enable bit<br>1 = DAC is enabled<br>0 = DAC is disabled  |
| bit 6   | <b>Unimplemented:</b> Read as '0'  |
| bit 5   | <b>DAC1OE1:</b> DAC1 Voltage Output 1 Enable bit<br>1 = DAC voltage level is also an output on the DAC1OUT1 pin<br>0 = DAC voltage level is disconnected from the DAC1OUT1 pin |
| bit 4   | <b>DAC1OE2:</b> DAC1 Voltage Output 1 Enable bit<br>1 = DAC voltage level is also an output on the DAC1OUT2 pin<br>0 = DAC voltage level is disconnected from the DAC1OUT2 pin |
| bit 3-2 | <b>DAC1PSS&lt;1:0&gt;:</b> DAC1 Positive Source Select bits<br>11 = Reserved, do not use<br>10 = FVR output<br>01 = VREF+ pin<br>00 = VDD                                      |
| bit 1   | <b>Unimplemented:</b> Read as '0'  |
| bit 0   | <b>DAC1NSS:</b> DAC1 Negative Source Select bits<br>1 = VREF- pin<br>0 = VSS   |

### REGISTER 25-2: DAC1CON1: VOLTAGE REFERENCE CONTROL REGISTER 1

|       |     |     |            |         |         |         |         |
|-------|-----|-----|------------|---------|---------|---------|---------|
| U-0   | U-0 | U-0 | R/W-0/0    | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| —     | —   | —   | DAC1R<4:0> |         |         |         |         |
| bit 7 |     |     |            |         |         |         | bit 0   |

#### Legend:

|                      |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |


|         |   |
|---------|---|
| bit 7-5 | <b>Unimplemented:</b> Read as '0'   |
| bit 4-0 | <b>DAC1R&lt;4:0&gt;:</b> DAC1 Voltage Output Select bits<br>$V_{OUT} = (V_{SRC+} - V_{SRC-}) * (DAC1R<4:0>/32) + V_{SRC}$ |

# PIC16(L)F18856/76

## 29.4 Timer2 Interrupt

Timer2 can also generate a device interrupt. The interrupt is generated when the postscaler counter matches one of 16 postscale options (from 1:1 through 1:16), which are selected with the postscaler control bits, OUTPS<3:0> of the T2CON register. The interrupt is enabled by setting the TMR2IE interrupt enable bit of the PIE4 register. Interrupt timing is illustrated in Figure 29-3.

**FIGURE 29-3: TIMER2 PRESCALER, POSTSCALER, AND INTERRUPT TIMING DIAGRAM**



# PIC16(L)F18856/76

## REGISTER 30-6: CCPTMRS1: CCP TIMERS CONTROL 1 REGISTER

| U-0   | U-0 | R/W-0/0     | R/W-1/1 | R/W-0/0     | R/W-1/1 | R/W-0/0     | R/W-1/1 |
|-------|-----|-------------|---------|-------------|---------|-------------|---------|
| —     | —   | P7TSEL<1:0> |         | P6TSEL<1:0> |         | C5TSEL<1:0> |         |
| bit 7 |     |             |         |             |         | bit 0       |         |

### Legend:

|                      |                      |  |
|----------------------|----------------------|--|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                   |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Reset |
| '1' = Bit is set     | '0' = Bit is cleared |  |

bit 7-6      **Unimplemented:** Read as '0'

bit 5-4      **P7TSEL<1:0>:** PWM7 Timer Selection  
 11 = PWM7 based on TMR6  
 10 = PWM7 based on TMR4  
 01 = PWM7 based on TMR2  
 00 = Reserved

bit 3-2      **P6TSEL<1:0>:** PWM6 Timer Selection  
 11 = PWM6 based on TMR6  
 10 = PWM6 based on TMR4  
 01 = PWM6 based on TMR2  
 00 = Reserved

bit 1-0      **C5TSEL<1:0>:** CCP5 Timer Selection  
 11 = CCP5 based on TMR5 (Capture/Compare) or TMR6 (PWM)  
 10 = CCP5 based on TMR3 (Capture/Compare) or TMR4 (PWM)  
 01 = CCP5 based on TMR1 (Capture/Compare) or TMR2 (PWM)  
 00 = Reserved

# PIC16(L)F18856/76

## 31.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

## 31.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit (I<sup>2</sup>C) bus is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- Serial Clock (SCL)
- Serial Data (SDA)

Figure 31-11 shows the block diagram of the MSSP module when operating in I<sup>2</sup>C mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 31-11 shows a typical connection between two processors configured as master and slave devices.

The I<sup>2</sup>C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode  
(master is transmitting data to a slave)
- Master Receive mode  
(master is receiving data from a slave)
- Slave Transmit mode  
(slave is transmitting data to a master)
- Slave Receive mode  
(slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

**FIGURE 31-11: I<sup>2</sup>C MASTER/SLAVE CONNECTION**




The Acknowledge bit ( $\overline{\text{ACK}}$ ) is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.


The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

# PIC16(L)F18856/76


**Note:** Unless otherwise noted,  $V_{IN} = 5V$ ,  $F_{OSC} = 300\text{ kHz}$ ,  $C_{IN} = 0.1\ \mu F$ ,  $T_A = 25^\circ C$ .




**FIGURE 38-19:** LPBOR Reset Voltage, PIC16LF18856/76 Only.




**FIGURE 38-22:** PWRT Period, PIC16LF18856/76 Only.




**FIGURE 38-20:** LPBOR Reset Hysteresis, PIC16LF18856/76 Only.



**FIGURE 38-23:** POR Release Voltage.



**FIGURE 38-21:** PWRT Period, PIC16F18856/76 Only.




**FIGURE 38-24:** POR Rearm Voltage,  $V_{REGPM1} = 0$ , PIC16F18856/76 Only.

# PIC16(L)F18856/76

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN]  
With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Dimension Limits           | Units | MILLIMETERS |      |      |
|----------------------------|-------|-------------|------|------|
|                            |       | MIN         | NOM  | MAX  |
| Contact Pitch              | E     | 0.40 BSC    |      |      |
| Optional Center Pad Width  | W2    |             |      | 2.35 |
| Optional Center Pad Length | T2    |             |      | 2.35 |
| Contact Pad Spacing        | C1    |             | 4.00 |      |
| Contact Pad Spacing        | C2    |             | 4.00 |      |
| Contact Pad Width (X28)    | X1    |             |      | 0.20 |
| Contact Pad Length (X28)   | Y1    |             |      | 0.80 |
| Distance Between Pads      | G     | 0.20        |      |      |

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A