

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18856-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Rev. 10-000039J 11/20/2015 Program Flash Memory RAM PORTA CLKOUT /OSC2 Timing PORTB Generation CPU JLKIN, OSC1 ☑─► CLKIN/ PORTC INTRC Oscillator (Note 3) PORTD PORTE ADC Temp TMR0 TMR6 TMR5 TMR4 TMR3 TMR2 TMR1 CRC DSM C2 C1 DAC FVR Scanner 10-bit Indicator CWG1 CWG2 CWG3 SMT2 SMT1 NCO1 EUSART MSSP2 MSSP1 CLC4 CLC3 CLC2 CLC1 ZCD1 PWM6/7 CCPs(5)

- **Note 1:** See applicable chapters for more information on peripherals.
  - 2: See Table 1-1 for peripherals available on specific devices.

PIC16(L)F18856/76 BLOCK DIAGRAM

- 3: See Figure 2-1.
- 4: PIC16(L)F18876 only.

FIGURE 1-1:

Name	Function	Input Type	Output Type	Description
OUT <sup>(2)</sup>	CCP3	_	CMOS/OD	Capture/Compare/PWM3 output (compare/PWM functions).
	CCP4	-	CMOS/OD	Capture/Compare/PWM4 output (compare/PWM functions).
	CCP5	_	CMOS/OD	Capture/Compare/PWM5 output (compare/PWM functions).
	PWM6OUT	-	CMOS/OD	PWM6 output.
	PWM7OUT	-	CMOS/OD	PWM7 output.
	CWG1A	-	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	_	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	_	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	-	CMOS/OD	Complementary Waveform Generator 1 output D.
	CWG2A	-	CMOS/OD	Complementary Waveform Generator 2 output A.
	CWG2B	_	CMOS/OD	Complementary Waveform Generator 2 output B.
	CWG2C	-	CMOS/OD	Complementary Waveform Generator 2 output C.
	CWG2D	-	CMOS/OD	Complementary Waveform Generator 2 output D.
	CWG3A	—	CMOS/OD	Complementary Waveform Generator 3 output A.
	CWG3B	—	CMOS/OD	Complementary Waveform Generator 3 output B.
	CWG3C	_	CMOS/OD	Complementary Waveform Generator 3 output C.
	CWG3D	_	CMOS/OD	Complementary Waveform Generator 3 output D.
	CLC1OUT	—	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	—	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	—	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	—	CMOS/OD	Configurable Logic Cell 4 output.
	NCO	—	CMOS/OD	Numerically Controller Oscillator output.
	CLKR	—	CMOS/OD	Clock Reference module output.
Legend: AN = Analog input or ou	tput CMOS =	CMOS compa	tible input or out	put OD = Open-Drain

#### TABLE 1-3: PIC16F18876 PINOUT DESCRIPTION (CONTINUED)

 Legend:
 AN = Analog input or output
 CMOS = CMOS compatible input or output
 OD = Open-Drain

 TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I<sup>2</sup>C = Schmitt Trigger input with I<sup>2</sup>CHV=

 High Voltage XTAL= Crystal levels
 Voltage XTAL= Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

Address Bank 6	Name	PIC16(L)F18856	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
					CPU	CORE REGISTER	RS; see Table 3-2	for specifics				
30Ch	CCPR1L		Capture/Comp	are/PWM Regis	ster 1 (LSB)						xxxx xxxx	xxxx xxxx
30Dh	CCPR1H		Capture/Comp	are/PWM Regis	ter 1 (MSB)						xxxx xxxx	xxxx xxxx
30Eh	CCP1CON		EN	—	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
30Fh	CCP1CAP		_	_	_	_	_		0000	0000		
310h	CCPR2L		Capture/Comp	are/PWM Regis	ster 2 (LSB)							xxxx xxxx
311h	CCPR2H		Capture/Comp	are/PWM Regis	ster 2 (MSB)						xxxx xxxx	xxxx xxxx
312h	CCP2CON		EN	—	OUT	FMT		MODE<3:0>				0-00 0000
313h	CCP2CAP		-	—	—	-	-		CTS<2:0>		0000	0000
314h	CCPR3L		Capture/Comp	are/PWM Regis	ter 3 (LSB)						XXXX XXXX	xxxx xxxx
315h	CCPR3H		Capture/Comp	are/PWM Regis	ster 3 (MSB)						xxxx xxxx	xxxx xxxx
316h	CCP3CON		EN	_	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
317h	CCP3CAP		-	—	—	-		CTS<	3:0>		0000	0000
318h	CCPR4L		Capture/Comp	are/PWM Regis	ter 4 (LSB)						XXXX XXXX	xxxx xxxx
319h	CCPR4H		Capture/Comp	are/PWM Regis	ster 4 (MSB)						xxxx xxxx	xxxx xxxx
31Ah	CCP4CON		EN	—	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
31Bh	CCP4CAP		—	_	—	-		CTS<	3:0>		0000	0000
31Ch	CCPR5L		Capture/Comp	are/PWM Regis	ter 5 (LSB)						xxxx xxxx	xxxx xxxx
31Dh	CCPR5H		Capture/Comp	are/PWM Regis	ster 5 (MSB)						xxxx xxxx	xxxx xxxx
31Eh	CCP5CON		EN	_	OUT	FMT		MODE	<3:0>		0-00 0000	0-00 0000
31Fh	CCP5CAP		—	—	—	-		CTS<	3:0>		0000	0000

© 2016-2017 Microchip Technology Inc.

Legend: x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Register present on PIC16F18855/75 devices only. Unimplemented, read as '1'. Note 1:

2:

#### 3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0
EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	—	—
bit 7	·				•		bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	EXTOEN: Ex	ternal Oscillato	r Manual Requ	lest Enable bit	(1)		
	1 = EXTOS	C is explicitly e	nabled, operat	ing as specifie	d by FEXTOSC		
hit 6			tor Monual Ba	auget Engelie k	sit.		
DILO	1 = HEINTC	SC is explicitly	enabled, oper	rating as specif	fied by OSCFR	Q	
	0 = HFINTC	SC could be e	nabled by anot	ther module		-	
bit 5	MFOEN: MFI	NTOSC Oscilla	ator Manual Re	equest Enable	bit		
	1 = MFINTOS	SC is explicitly	enabled				
		SC could be en	abled by anoth	ier module			
bit 4	1 = LEINTO	NIOSC (31 kHz SC is explicitly	z) Oscillator Ma	anual Request	Enable bit		
	0 = LFINTC	SC could be e	nabled by anot	ther module			
bit 3	SOSCEN: Se	condary (Time	r1) Oscillator N	lanual Reques	st bit		
	1 = Seconda	ary oscillator is	explicitly enab	led, operating	as specified by	SOSCPWR	
	0 = Second	ary oscillator c	ould be enable	d by another n	nodule		
bit 2	ADOEN: FRO	C Oscillator Ma	nual Request E	Enable bit			
	1 = FRC IS	explicitly enabled	ea I by another ma	odule			
bit 1-0	Unimplemen	ted: Read as '	0'				
			-				

### REGISTER 6-5: OSCEN: OSCILLATOR MANUAL ENABLE REGISTER

#### 11.10.1 BURST MODE

When MODE = 01, the scanner is in Burst mode. In Burst mode, CPU operation is stalled beginning with the operation after the one that sets the SCANGO bit, and the scan begins, using the instruction clock to execute. The CPU is held until the scan stops. Note that because the CPU is not executing instructions, the SCANGO bit cannot be cleared in software, so the CPU will remain stalled until one of the hardware end-conditions occurs. Burst mode has the highest throughput for the scanner, but has the cost of stalling other execution while it occurs.

#### 11.10.2 CONCURRENT MODE

When MODE = 00, the scanner is in Concurrent mode. Concurrent mode, like Burst mode, stalls the CPU while performing accesses of memory. However, while Burst mode stalls until all accesses are complete, Concurrent mode allows the CPU to execute in between access cycles.

#### 11.10.3 TRIGGERED MODE

When MODE = 11, the scanner is in Triggered mode. Triggered mode behaves identically to Concurrent mode, except instead of beginning the scan immediately upon the SCANGO bit being set, it waits for a rising edge from a separate trigger clock, the source of which is determined by the SCANTRIG register.

#### 11.10.4 PEEK MODE

When MODE = 10, the scanner is in Peek mode. Peek mode waits for an instruction cycle in which the CPU does not need to access the NVM (such as a branch instruction) and uses that cycle to do its own NVM access. This results in the lowest throughput for the NVM access (and can take a much longer time to complete a scan than the other modes), but does so without any impact on execution times, unlike the other modes.

MODE<1:0>		Description						
		First Scan Access CPU Operation						
11	Triggered	As soon as possible following a trigger	Stalled during NVM access	CPU resumes execution following each access				
10	Peek	At the first dead cycle	Timing is unaffected	CPU continues execution following each access				
01	Burst		Stalled during NV/M appage	CPU suspended until scan completes				
00	Concurrent	As soon as possible		CPU resumes execution following each access				

#### TABLE 11-1: SUMMARY OF SCANNER MODES

#### 11.10.5 INTERRUPT INTERACTION

The INTM bit of the SCANCON0 register controls the scanner's response to interrupts depending on which mode the NVM scanner is in, as described in Table 11-2.

#### TABLE 11-2: SCAN INTERRUPT MODES

INTM	MODE<1:0>					
	MODE == Burst	MODE != Burst				
1	Interrupt overrides SCANGO to pause the burst and the interrupt handler executes at full speed; Scanner Burst resumes when interrupt completes.	Scanner suspended during interrupt response; interrupt executes at full speed and scan resumes when the interrupt is complete.				
0	Interrupts do not override SCANGO, and the scan (burst) operation will continue; interrupt response will be delayed until scan completes (latency will be increased).	Scanner accesses NVM during interrupt response. If MODE != Peak the interrupt handler execution speed will be affected.				

#### **18.2 Comparator Control**

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- Output
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Timer1 output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

- Interrupt on positive/negative edge enables
- · Positive input channel selection
- Negative input channel selection

#### 18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

#### 18.2.2 COMPARATOR OUTPUT

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register.

The comparator output can also be routed to an external pin through the RxyPPS register (Register 13-2). The corresponding TRIS bit must be clear to enable the pin as an output.

Note 1: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

#### 18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-2 shows the output state versus input conditions, including polarity control.

#### TABLE 18-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

#### REGISTER 19-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMx	DC<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unch	nanged	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

bit 7-0 PWMxDC<9:2>: PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

#### **REGISTER 19-3: PWMxDCL: PWM DUTY CYCLE LOW BITS**

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxD	C<1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 PWMxDC<1:0>: PWM Duty Cycle Least Significant bits

These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxPOL		—	—	LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxPOL: CLO	CxOUT Output	Polarity Cont	rol bit			
	1 = The outp	ut of the logic o	cell is inverted				
	0 = The outp	ut of the logic o	ell is not inve	rted			
bit 6-4	Unimplemen	ted: Read as '	0'				
bit 3	LCxG4POL:	Gate 3 Output	Polarity Contr	ol bit			
	1 = The outp	ut of gate 3 is i	nverted when	applied to the	logic cell		
	0 = The output	ut of gate 3 is r	not inverted				
bit 2	LCxG3POL:	Gate 2 Output	Polarity Contr	ol bit			
	1 = The output	ut of gate 2 is i	nverted when	applied to the	logic cell		
	0 = The outp	ut of gate 2 is r	not inverted				
bit 1	LCxG2POL:	Gate 1 Output	Polarity Contr	ol bit			
	1 = The output	ut of gate 1 is i	nverted when	applied to the	logic cell		
		ut of gate 1 is r	not inverted				
bit 0	LCxG1POL:	Gate 0 Output	Polarity Contr	ol bit			
	1 = The output	ut of gate 0 is i	nverted when	applied to the	logic cell		
	v = i ne outp	ut of gate 0 is r	iot inverted				

#### REGISTER 22-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	—			ADCAP<4:0>		
bit 7							bit 0
Legend:							
R = Readab	R = Readable bit W = Writable bit			U = Unimpler	mented bit, read	1 as '0'	
u = Bit is une	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is se	et	'0' = Bit is clea	ared				
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4-0	ADCAP<4:0>	. ADC Addition	nal Sample Ca	apacitor Selection	on bits		

#### REGISTER 23-11: ADCAP: ADC ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

t <b>4-0</b>	ADCAP<4:0>: ADC Additional Sample Capacitor Sele
	11111 = <b>31</b> pF
	11110 <b>= 30 pF</b>
	11101 <b>= 29 pF</b>
	•
	•
	•
	00011 = 3 pF
	00010 = 2 pF
	00001 = 1 pF
	00000 = No additional capacitance

#### REGISTER 23-12: ADRPT: ADC REPEAT SETTING REGISTER

					-					
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
			ADRP	2T<7:0>						
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable bit	t	U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is unknown			wn	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is cleare	ed							

#### bit 7-0 ADRPT<7:0>: ADC Repeat Threshold bits

Counts the number of times that the ADC has been triggered. Used in conjunction along with ADCNT to determine when the error threshold is checked for Low-pass Filter, Burst Average, and Average modes.

REGISTER 26-4:	MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER	

U-0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u				
		_	_		MDCHS	<3:0> <sup>(1)</sup>					
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
u = Bit is unchanged x = Bit is unknown				-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set '0' = Bit is cleared											
	-										
bit 7-4	Unimplemer	Unimplemented: Read as '0'									
bit 3-0	MDCHS<3:0	MDCHS<3.0> Modulator Data High Carrier Selection bits <sup>(1)</sup>									
	1111 = LC4	out			-						
	1110 = LC3	out									
	1101 = LC2	_ out									
	1100 = LC1	out									
	1011 = NCC	_ O output									
	1010 = PW	M7 out									
	1001 = PW	M6 out									
	1000 = CCF	⊃5 output (PWN	I Output mode	e only)							
	0111 = CCF	P4 output (PWN	I Output mode	e only)							
	0110 = CC	P3 output (PWN	I Output mode	e only)							
	0101 = CCH	2 output (PWN	I Output mode	e only)							
	0100 = CC	P1 output (PWN	I Output mode	e only)							
	0011 = Ref	erence clock m	odule signal (	CLKR)							
	0010 = HFI	NTOSC									
	0001 = Fos	С									
	0000 = Pin	selected by MD	CARHPPS								

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
	T0CS<2:0>		TOASYNC		TOCKF	PS<3:0>						
bit 7							bit (					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'						
u = Bit is unch	nanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets					
'1' = Bit is set		'0' = Bit is cle	ared									
bit 7-5	T0CS<2:0>:	Timer0 Clock S	Source select b	oits								
	111 = Reser	ved										
	110 = LC1_c	out										
	101 = SOSC	;										
	100 = LFINI	USC IOSC										
	011 = HFINI	4										
	0.01 = T0CK	- IPPS (Inverted)										
	000 = T0CK	IPPS (True)	,									
bit 4	TOASYNC: 1	T0ASYNC: TMR0 Input Asynchronization Enable bit										
	1 = The input to the TMR0 counter is not synchronized to system clocks											
	0 = The input to the TMR0 counter is synchronized to Fosc/4											
bit 3-0	T0CKPS<3:0	0>: Prescaler R	ate Select bit									
	1111 <b>= 1:32</b>	768										
	1110 = 1:163	384										
	1101 = 1:819	92										
	1100 = 1.40	90 48										
	1011 = 1.20	+0 24										
	1001 = 1:512	2										
	1000 = 1:256	1000 = 1:256										
	0111 = <b>1:12</b> 8	8										
	0110 <b>= 1:64</b>											
	0101 = 1:32											
	0100 = 1:16											
	0011 = 1:8											
	0010 = 1:4											
	-1000 = 1.7											

#### 31.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPxCON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPx-CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

### 31.5 I<sup>2</sup>C SLAVE MODE OPERATION

The MSSP Slave mode operates in one of four modes selected by the SSPM bits of SSPxCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operate the same as the other modes with SSPxIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 31.5.1 SLAVE MODE ADDRESSES

The SSPxADD register (Register 31-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPxBUF register and an interrupt is generated. If the value does not match, the module goes idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 31-5) affects the address matching process. See **Section 31.5.9** "**SSP Mask Register**" for more information.

31.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

31.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb's of the 10-bit address and stored in bits 2 and 1 of the SSPxADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPxADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPxADD. Even if there is not an address match; SSPxIF and UA are set, and SCL is held low until SSPxADD is updated to receive a high byte again. When SSPxADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 32.6.6 GATED WINDOW MEASURE MODE

This mode measures the duty cycle of the SMTx\_signal input over a known input window. It does so by incrementing the timer on each pulse of the clock signal while the SMTx\_signal input is high, updating the SMTxCPR register and resetting the timer on every rising edge of the SMTWINx input after the first. See Figure 32-12 and Figure 32-13.

#### 32.6.10 GATED COUNTER MODE

This mode counts pulses on the SMTx\_signal input, gated by the SMTxWIN input. It begins incrementing the timer upon seeing a rising edge of the SMTxWIN input and updates the SMTxCPW register upon a falling edge on the SMTxWIN input. See Figure 32-19 and Figure 32-20.

#### **REGISTER 32-7:** SMTxTMRL: SMT TIMER REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
			SMTxTN	/IR<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-0 SMTxTMR<7:0>: Significant bits of the SMT Counter – Low Byte

#### REGISTER 32-8: SMTxTMRH: SMT TIMER REGISTER – HIGH BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
SMTxTMR<15:8>											
bit 7 bit 0											

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxTMR<15:8>: Significant bits of the SMT Counter – High Byte

#### REGISTER 32-9: SMTxTMRU: SMT TIMER REGISTER – UPPER BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
SMTxTMR<23:16>											
bit 7 bit 0											

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### bit 7-0 SMTxTMR<23:16>: Significant bits of the SMT Counter – Upper Byte





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TX1STA)
- Receive Status and Control (RC1STA)
- Baud Rate Control (BAUD1CON)

These registers are detailed in Register 33-1, Register 33-2 and Register 33-3, respectively.

The RX input pin is selected with the RXPPS. The CK input is selected with the TXPPS register. TX, CK, and DT output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART control logic will control the data direction drivers automatically.

		SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—			—				_	_	_	_		
1200	—	_	_	—	_	—	—	_	—	—	—	—	
2400	—	—	—	—	—		—	—	—	—	_	_	
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71	
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65	
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	

### TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES (CONTINUED)

	SYNC = 0, BRGH = 1, BRG16 = 0											
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—				_			_	300	0.16	207
1200		—	_	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—	—	_	—	_	—	115.2k	0.00	1	_	_	—

	SYNC = 0, BRGH = 0, BRG16 = 1												
BAUD RATE	Fosc = 32.000 MHz			Fosc	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303	
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575	
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287	
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71	
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65	
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35	
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11	
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5	

<b>REGISTER 3</b>	4-2: CLKR	CLK: CLOCK	REFERENC	CE CLOCK SI	ELECTION R	EGISTER				
U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
				CLKRCLK<3:0>						
bit 7		•	•	• •			bit 0			
[										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-4	bit 7-4 Unimplemented: Read as '0'									
bit 3-0	CLKRCLK<3	:0>: CLKR Inp	ut bits							
Clock Selection										
1111 = Reserved										
•										
	•									
	1010 <b>= Rese</b> i	rved								
	1001 = LC4_	out								
	1000 = LC3_	out								
	$0111 = LC2_0$	out								
$0110 = LC1_out$ $0101 = NCO_output$										
0100 = SOSC										
0011 = MFINTOSC										
	0010 = LFIN7	FOSC								
	0001 = HFIN	TOSC								
	0000 = FOSC	;								

#### TABLE 34-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK REFERENCE OUTPUT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CLKRCON	CLKREN			CLKRD	C<1:0> CLKRDIV<2:0>				584
CLKRCLK	_	_		_		585			
CLCxSELy	_	—	_		329				
MDCARH	—	—	—	—	— MDCHS<3:0>				400
MDCARL	_	—	_	—	— MDCLS<3:0>				
RxyPPS	_	_	_	RxyPPS<4:0>					

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the CLKR module.

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS						
Dimension	Limits	MIN	NOM	MAX			
Number of Pins	Ν		44				
Pitch	е		0.65 BSC				
Overall Height	А	0.80	0.90	1.00			
Standoff	A1	0.00	0.02	0.05			
Terminal Thickness	A3	0.20 REF					
Overall Width	E		8.00 BSC				
Exposed Pad Width	E2	6.25	6.45	6.60			
Overall Length	D		8.00 BSC				
Exposed Pad Length	D2	6.25	6.45	6.60			
Terminal Width	b	0.20	0.30	0.35			
Terminal Length	L	0.30	0.40	0.50			
Terminal-to-Exposed-Pad	K	0.20	-	-			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2