




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                |
| Core Processor             | PIC                                                                                                                                                                   |
| Core Size                  | 8-Bit                                                                                                                                                                 |
| Speed                      | 32MHz                                                                                                                                                                 |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                             |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 25                                                                                                                                                                    |
| Program Memory Size        | 28KB (16K x 14)                                                                                                                                                       |
| Program Memory Type        | FLASH                                                                                                                                                                 |
| EEPROM Size                | 256 x 8                                                                                                                                                               |
| RAM Size                   | 2K x 8                                                                                                                                                                |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                           |
| Data Converters            | A/D 24x10b; D/A 1x5b                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                              |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                    |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)                                                                                                                                        |
| Supplier Device Package    | 28-SOIC                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18856-e-so">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18856-e-so</a> |

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31**

| Address                                                | Name  | PIC16(L)F18856 | PIC16(L)F18876 | Bit 7         | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Value on:<br>POR, BOR | Value on all<br>other Resets |
|--------------------------------------------------------|-------|----------------|----------------|---------------|--------|--------|--------|--------|--------|--------|--------|-----------------------|------------------------------|
| <b>Bank 0</b>                                          |       |                |                |               |        |        |        |        |        |        |        |                       |                              |
| <b>CPU CORE REGISTERS; see Table 3-2 for specifics</b> |       |                |                |               |        |        |        |        |        |        |        |                       |                              |
| 00Ch                                                   | PORTA |                |                | RA7           | RA6    | RA5    | RA4    | RA3    | RA2    | RA1    | RA0    | xxxx xxxx             | xxxx xxxx                    |
| 00Dh                                                   | PORTB |                |                | RB7           | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | xxxx xxxx             | xxxx xxxx                    |
| 00Eh                                                   | PORTC |                |                | RC7           | RC6    | RC5    | RC4    | RC3    | RC2    | RC1    | RC0    | xxxx xxxx             | xxxx xxxx                    |
| 00Fh                                                   | PORTD | X              | —              | Unimplemented |        |        |        |        |        |        |        | ----                  | ----                         |
|                                                        |       | —              | X              | RD7           | RD6    | RD5    | RD4    | RD3    | RD2    | RD1    | RD0    | xxxx xxxx             | xxxx xxxx                    |
| 010h                                                   | PORTE | X              | —              | —             | —      | —      | —      | RE3    | —      | —      | —      | ---- x---             | ---- x---                    |
|                                                        |       | —              | X              | —             | —      | —      | —      | RE3    | RE2    | RE1    | RE0    | ---- xxxx             | ---- xxxx                    |
| 011h                                                   | TRISA |                |                | TRISA7        | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1111 1111             | 1111 1111                    |
| 012h                                                   | TRISB |                |                | TRISB7        | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111             | 1111 1111                    |
| 013h                                                   | TRISC |                |                | TRISC7        | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111             | 1111 1111                    |
| 014h                                                   | TRISD | X              | —              | Unimplemented |        |        |        |        |        |        |        | ----                  | ----                         |
|                                                        |       | —              | X              | TRISD7        | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 1111 1111             | 1111 1111                    |
| 015h                                                   | TRISE | X              | —              | Unimplemented |        |        |        |        |        |        |        | ----                  | ----                         |
|                                                        |       | —              | X              | —             | —      | —      | —      | —      | TRISE2 | TRISE1 | TRISE0 | ---- -111             | ---- -111                    |
| 016h                                                   | LATA  |                |                | LATA7         | LATA6  | LATA5  | LATA4  | LATA3  | LATA2  | LATA1  | LATA0  | xxxx xxxx             | uuuu uuuu                    |
| 017h                                                   | LATB  |                |                | LATB7         | LATB6  | LATB5  | LATB4  | LATB3  | LATB2  | LATB1  | LATB0  | xxxx xxxx             | uuuu uuuu                    |
| 018h                                                   | LATC  |                |                | LATC7         | LATC6  | LATC5  | LATC4  | LATC3  | LATC2  | LATC1  | LATC0  | xxxx xxxx             | uuuu uuuu                    |
| 019h                                                   | LATD  | X              | —              | Unimplemented |        |        |        |        |        |        |        | ----                  | ----                         |
|                                                        |       | —              | X              | LATD7         | LATD6  | LATD5  | LATD4  | LATD3  | LATD2  | LATD1  | LATD0  | xxxx xxxx             | uuuu uuuu                    |
| 01Ah                                                   | LATE  | X              | —              | Unimplemented |        |        |        |        |        |        |        | ----                  | ----                         |
|                                                        |       | —              | X              | —             | —      | —      | —      | —      | LATE2  | LATE1  | LATE0  | ---- -xxx             | ---- -uuu                    |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

**Note 1:** Register present on PIC16F18855/75 devices only.

**Note 2:** Unimplemented, read as '1'.

**TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)**


| Address                                         | Name      | PIC16(L)F18856 | PIC16(L)F18876 | Bit 7         | Bit 6 | Bit 5 | Bit 4 | Bit 3          | Bit 2      | Bit 1 | Bit 0 | Value on:<br>POR, BOR | Value on all<br>other Resets |
|-------------------------------------------------|-----------|----------------|----------------|---------------|-------|-------|-------|----------------|------------|-------|-------|-----------------------|------------------------------|
| Bank 11                                         |           |                |                |               |       |       |       |                |            |       |       |                       |                              |
| CPU CORE REGISTERS; see Table 3-2 for specifics |           |                |                |               |       |       |       |                |            |       |       |                       |                              |
| 58Ch                                            | NCO1ACCL  |                |                | NCO1ACC<7:0>  |       |       |       |                |            |       |       | 0000 0000             | 0000 0000                    |
| 58Dh                                            | NCO1ACCH  |                |                | NCO1ACC<15:8> |       |       |       |                |            |       |       | 0000 0000             | 0000 0000                    |
| 58Eh                                            | NCO1ACCU  |                |                | —             | —     | —     | —     | NCO1ACC<19:16> |            |       |       | ---- 0000             | ---- 0000                    |
| 58Fh                                            | NCO1INCL  |                |                | NCO1INC<7:0>  |       |       |       |                |            |       |       | 0000 0001             | 0000 0001                    |
| 590h                                            | NCO1INCH  |                |                | NCO1INC<15:8> |       |       |       |                |            |       |       | 0000 0000             | 0000 0000                    |
| 591h                                            | NCO1INCUI |                |                | —             | —     | —     | —     | NCO1INC<19:16> |            |       |       | ---- 0000             | ---- 0000                    |
| 592h                                            | NCO1CON   |                |                | N1EN          | —     | N1OUT | N1POL | —              | —          | —     | N1PFM | 0-00 ---0             | 0-00 ---0                    |
| 593h                                            | NCO1CLK   |                |                | N1PWS<2:0>    |       |       | —     | —              | N1CKS<2:0> |       |       | 000- -000             | 000- -000                    |
| 594h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 595h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 596h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 597h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 598h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 599h                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Ah                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Bh                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Ch                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Dh                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Eh                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |
| 59Fh                                            | —         | —              |                | Unimplemented |       |       |       |                |            |       |       | —                     | —                            |

**Legend:** x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

- Note** 1: Register present on PIC16F18855/75 devices only.  
 2: Unimplemented, read as '1'.

# PIC16(L)F18856/76

**FIGURE 7-2: INTERRUPT LATENCY**



# PIC16(L)F18856/76

## 8.2.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source, with the exception of the clock switch interrupt, has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP
  - WDT and WDT prescaler will not be cleared
  - $\overline{TO}$  bit of the STATUS register will not be set
  - $\overline{PD}$  bit of the STATUS register will not be cleared

- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - $\overline{TO}$  bit of the STATUS register will be set
  - $\overline{PD}$  bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

**FIGURE 8-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT**



## 8.2.3 LOW-POWER SLEEP MODE

The PIC16F18855/75 device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

The PIC16F18855/75 allows the user to optimize the operating current in Sleep, depending on the application requirements.

Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register. Depending on the configuration of these bits, the LDO and reference circuitry are placed in a low-power state when the device is in Sleep.

### 8.2.3.1 Sleep Current vs. Wake-up Time

In the default operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking-up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

# PIC16(L)F18856/76

**REGISTER 18-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1**

|       |     |     |     |     |     |         |         |
|-------|-----|-----|-----|-----|-----|---------|---------|
| U-0   | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0/0 | R/W-0/0 |
| —     | —   | —   | —   | —   | —   | INTP    | INTN    |
| bit 7 |     |     |     |     |     | bit 0   |         |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-2      **Unimplemented:** Read as '0'

bit 1      **INTP:** Comparator Interrupt on Positive-Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a positive-going edge of the CxOUT bit

0 = No interrupt flag will be set on a positive-going edge of the CxOUT bit

bit 0      **INTN:** Comparator Interrupt on Negative-Going Edge Enable bits

1 = The CxIF interrupt flag will be set upon a negative-going edge of the CxOUT bit

0 = No interrupt flag will be set on a negative-going edge of the CxOUT bit

# PIC16(L)F18856/76

## 19.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See **Section 6.0 “Oscillator Module (with Fail-Safe Clock Monitor)”** for additional details.

## 19.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

**TABLE 19-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)**

| PWM Frequency             | 1.22 kHz | 4.88 kHz | 19.53 kHz | 78.12 kHz | 156.3 kHz | 208.3 kHz |
|---------------------------|----------|----------|-----------|-----------|-----------|-----------|
| Timer Prescale            | 16       | 4        | 1         | 1         | 1         | 1         |
| PR2 Value                 | 0xFF     | 0xFF     | 0xFF      | 0x3F      | 0x1F      | 0x17      |
| Maximum Resolution (bits) | 10       | 10       | 10        | 8         | 7         | 6.6       |

**TABLE 19-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)**

| PWM Frequency             | 1.22 kHz | 4.90 kHz | 19.61 kHz | 76.92 kHz | 153.85 kHz | 200.0 kHz |
|---------------------------|----------|----------|-----------|-----------|------------|-----------|
| Timer Prescale            | 16       | 4        | 1         | 1         | 1          | 1         |
| PR2 Value                 | 0xFF     | 0xFF     | 0xFF      | 0x3F      | 0x1F       | 0x17      |
| Maximum Resolution (bits) | 10       | 10       | 10        | 8         | 7          | 6.6       |

## 19.1.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
2. Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
3. Load the PR2 register with the PWM period value, as determined by Equation 19-1.
4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 19-2.
5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR1 register.
  - Select the Timer2 prescale value by configuring the T2CKPS<1:0> bits of the T2CON register.
  - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
6. Wait until the TMR2IF is set.
7. When the TMR2IF flag bit is set:
  - Clear the associated TRIS bit(s) to enable the output driver.

- Route the signal to the desired pin by configuring the RxyPPS register.
- Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

# PIC16(L)F18856/76

## REGISTER 22-10: CLCxGLS3: GATE 3 LOGIC SELECT REGISTER

| R/W-x/u  | R/W-x/u  | R/W-x/u  | R/W-x/u  | R/W-x/u  | R/W-x/u  | R/W-x/u  | R/W-x/u  |
|----------|----------|----------|----------|----------|----------|----------|----------|
| LCxG4D4T | LCxG4D4N | LCxG4D3T | LCxG4D3N | LCxG4D2T | LCxG4D2N | LCxG4D1T | LCxG4D1N |
| bit 7    |          |          |          |          |          |          | bit 0    |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

- bit 7      **LCxG4D4T:** Gate 3 Data 4 True (non-inverted) bit  
1 = CLCIN3 (true) is gated into CLCx Gate 3  
0 = CLCIN3 (true) is not gated into CLCx Gate 3
- bit 6      **LCxG4D4N:** Gate 3 Data 4 Negated (inverted) bit  
1 = CLCIN3 (inverted) is gated into CLCx Gate 3  
0 = CLCIN3 (inverted) is not gated into CLCx Gate 3
- bit 5      **LCxG4D3T:** Gate 3 Data 3 True (non-inverted) bit  
1 = CLCIN2 (true) is gated into CLCx Gate 3  
0 = CLCIN2 (true) is not gated into CLCx Gate 3
- bit 4      **LCxG4D3N:** Gate 3 Data 3 Negated (inverted) bit  
1 = CLCIN2 (inverted) is gated into CLCx Gate 3  
0 = CLCIN2 (inverted) is not gated into CLCx Gate 3
- bit 3      **LCxG4D2T:** Gate 3 Data 2 True (non-inverted) bit  
1 = CLCIN1 (true) is gated into CLCx Gate 3  
0 = CLCIN1 (true) is not gated into CLCx Gate 3
- bit 2      **LCxG4D2N:** Gate 3 Data 2 Negated (inverted) bit  
1 = CLCIN1 (inverted) is gated into CLCx Gate 3  
0 = CLCIN1 (inverted) is not gated into CLCx Gate 3
- bit 1      **LCxG4D1T:** Gate 4 Data 1 True (non-inverted) bit  
1 = CLCIN0 (true) is gated into CLCx Gate 3  
0 = CLCIN0 (true) is not gated into CLCx Gate 3
- bit 0      **LCxG4D1N:** Gate 3 Data 1 Negated (inverted) bit  
1 = CLCIN0 (inverted) is gated into CLCx Gate 3  
0 = CLCIN0 (inverted) is not gated into CLCx Gate 3



# PIC16(L)F18856/76

## REGISTER 23-11: ADCAP: ADC ADDITIONAL SAMPLE CAPACITOR SELECTION REGISTER

|       |     |     |            |         |         |         |         |
|-------|-----|-----|------------|---------|---------|---------|---------|
| U-0   | U-0 | U-0 | R/W-0/0    | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| —     | —   | —   | ADCAP<4:0> |         |         |         |         |
| bit 7 |     |     | bit 0      |         |         |         |         |

# PIC16(L)F18856/76

## 28.12 Register Definitions: Timer1 Control start here with Memory chapter compare

Long bit name prefixes for the Timer1/3/5 are shown in Table 28-3. Refer to **Section 1.1 “Register and Bit naming conventions”** for more information

TABLE 28-3:

| Peripheral | Bit Name Prefix |
|------------|-----------------|
| Timer1     | T1              |
| Timer3     | T3              |
| Timer5     | T5              |

### REGISTER 28-1: TxCON: TIMER1/3/5 CONTROL REGISTER

|       |     |           |         |       |         |         |         |
|-------|-----|-----------|---------|-------|---------|---------|---------|
| U-0   | U-0 | R/W-0/u   | R/W-0/u | U-0   | R/W-0/u | R/W-0/u | R/W-0/u |
| —     | —   | CKPS<1:0> |         | —     | SYNC    | RD16    | ON      |
| bit 7 |     |           |         | bit 0 |         |         |         |

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **CKPS<1:0>:** Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3 **Unimplemented:** Read as '0'

bit 2 **SYNC:** Timer1 Synchronization Control bit

When TMR1CLK = Fosc or Fosc/4

This bit is ignored. The timer uses the internal clock and no additional synchronization is performed.

When TMR1CS<1:0> = (any setting other than Fosc or Fosc/4)

1 = Do not synchronize external clock input

0 = Synchronized external clock input with system clock

bit 1 **RD16:** Timer1 On bit

1 = All 16 bits of Timer1 can be read simultaneously (TMR1H is buffered)


0 = 16-bit reads of Timer1 are disabled (TMR1H is not buffered)

bit 0 **ON:** Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1 and clears Timer1 gate flip-flop

**FIGURE 30-4: SIMPLIFIED PWM BLOCK DIAGRAM**



## 30.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

1. Use the desired output pin RxyPPS control to select CCPx as the source and disable the CCPx pin output driver by setting the associated TRIS bit.
2. Load the PR2 register with the PWM period value.
3. Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
4. Load the CCPRxL register, and the CCPRxH register with the PWM duty cycle value and configure the CCPxFMT bit of the CCPxCON register to set the proper register alignment.
5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR4 register. See Note below.
  - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
  - Enable the Timer by setting the TMR2ON bit of the T2CON register.

6. Enable PWM output pin:

- Wait until the Timer overflows and the TMR2IF bit of the PIR4 register is set. See Note below.
- Enable the CCPx pin output driver by clearing the associated TRIS bit.


**Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

## 30.3.3 CCP/PWM CLOCK SELECTION

The PIC16F18855/75 allows each individual CCP and PWM module to select the timer source that controls the module. Each module has an independent selection.

As there are up to three 8-bit timers with auto-reload (Timer2/4/6), PWM mode on the CCP and PWM modules can use any of these timers. The CCPTMRS0 and CCPTMRS1 registers is used to select which timer is used.

FIGURE 31-16: I<sup>2</sup>C SLAVE, 7-BIT ADDRESS, RECEPTION (SEN = 0, AHEN = 1, DHEN = 1)



## 31.5.3 SLAVE TRANSMISSION

When the  $\overline{R/W}$  bit of the incoming address byte is set and an address match occurs, the  $\overline{R/W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an  $\overline{ACK}$  pulse is sent by the slave on the ninth bit.

Following the  $\overline{ACK}$ , slave hardware clears the CKP bit and the SCL pin is held low (see **Section 31.5.6 “Clock Stretching”** for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This  $\overline{ACK}$  value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the not  $\overline{ACK}$  is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

### 31.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

### 31.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 31-18 can be used as a reference to this list.

1. Master sends a Start condition on SDA and SCL.
2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
3. Matching address with  $\overline{R/W}$  bit set is received by the Slave setting SSPxIF bit.
4. Slave hardware generates an  $\overline{ACK}$  and sets SSPxIF.
5. SSPxIF bit is cleared by user.
6. Software reads the received address from SSPxBUF, clearing BF.
7.  $\overline{R/W}$  is set so CKP was automatically cleared after the  $\overline{ACK}$ .
8. The slave software loads the transmit data into SSPxBUF.
9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
10. SSPxIF is set after the  $\overline{ACK}$  response from the master is loaded into the ACKSTAT register.
11. SSPxIF bit is cleared.
12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.

**Note 1:** If the master  $\overline{ACK}$ s the clock will be stretched.

**2:** ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.

13. Steps 9-13 are repeated for each transmitted byte.
14. If the master sends a not  $\overline{ACK}$ ; the clock is not held, but SSPxIF is still set.
15. The master sends a Restart condition or a Stop.
16. The slave is no longer addressed.

## 32.0 SIGNAL MEASUREMENT TIMER (SMT)

The SMT is a 24-bit counter with advanced clock and gating logic, which can be configured for measuring a variety of digital signal parameters such as pulse width, frequency and duty cycle, and the time difference between edges on two signals.

Features of the SMT include:

- 24-bit timer/counter
  - Three 8-bit registers (SMTxL/H/U)
  - Readable and writable
  - Optional 16-bit operating mode
- Two 24-bit measurement capture registers
- One 24-bit period match register
- Multi-mode operation, including relative timing measurement
- Interrupt on period match
- Multiple clock, gate and signal sources
- Interrupt on acquisition complete
- Ability to read current input values

**Note:** These devices implement two SMT modules. All references to SMTx apply to SMT1 and SMT2.

# PIC16(L)F18856/76

## REGISTER 32-3: SMTxSTAT: SMT STATUS REGISTER

|            |            |            |     |     |       |       |       |
|------------|------------|------------|-----|-----|-------|-------|-------|
| R/W/HC-0/0 | R/W/HC-0/0 | R/W/HC-0/0 | U-0 | U-0 | R-0/0 | R-0/0 | R-0/0 |
| CPRUP      | CPWUP      | RST        | —   | —   | TS    | WS    | AS    |
| bit 7      |            |            |     |     |       |       | bit 0 |

### Legend:

HC = Bit is cleared by hardware

HS = Bit is set by hardware

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

q = Value depends on condition

- bit 7      **CPRUP:** SMT Manual Period Buffer Update bit  
1 = Request update to SMTxPRx registers  
0 = SMTxPRx registers update is complete
- bit 6      **CPWUP:** SMT Manual Pulse Width Buffer Update bit  
1 = Request update to SMTxCPW registers  
0 = SMTxCPW registers update is complete
- bit 5      **RST:** SMT Manual Timer Reset bit  
1 = Request Reset to SMTxTMR registers  
0 = SMTxTMR registers update is complete
- bit 4-3    **Unimplemented:** Read as '0'
- bit 2      **TS:** SMT GO Value Status bit  
1 = SMT timer is incrementing  
0 = SMT timer is not incrementing
- bit 1      **WS:** SMTxWIN Value Status bit  
1 = SMT window is open  
0 = SMT window is closed
- bit 0      **AS:** SMT\_signal Value Status bit  
1 = SMT acquisition is in progress  
0 = SMT acquisition is not in progress

# PIC16(L)F18856/76

## 33.6 Register Definitions: EUSART Control

### REGISTER 33-1: TX1STA: TRANSMIT STATUS AND CONTROL REGISTER

| R/W-0 | R/W-0/0 | R/W-0/0             | R/W-0/0 | R/W-0/0 | R/W-0/0 | R-1/1 | R/W-0/0 |
|-------|---------|---------------------|---------|---------|---------|-------|---------|
| CSRC  | TX9     | TXEN <sup>(1)</sup> | SYNC    | SENDB   | BRGH    | TRMT  | TX9D    |
| bit 7 |         |                     |         |         |         |       | bit 0   |

#### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

|       |                                                                                                                                                                                                                                                                                                                                              |
|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>CSRC:</b> Clock Source Select bit<br><u>Asynchronous mode:</u><br>Unused in this mode – value ignored<br><u>Synchronous mode:</u><br>1 = Master mode (clock generated internally from BRG)<br>0 = Slave mode (clock from external source)                                                                                                 |
| bit 6 | <b>TX9:</b> 9-bit Transmit Enable bit<br>1 = Selects 9-bit transmission<br>0 = Selects 8-bit transmission                                                                                                                                                                                                                                    |
| bit 5 | <b>TXEN:</b> Transmit Enable bit <sup>(1)</sup><br>1 = Transmit enabled<br>0 = Transmit disabled                                                                                                                                                                                                                                             |
| bit 4 | <b>SYNC:</b> EUSART Mode Select bit<br>1 = Synchronous mode<br>0 = Asynchronous mode                                                                                                                                                                                                                                                         |
| bit 3 | <b>SENDB:</b> Send Break Character bit<br><u>Asynchronous mode:</u><br>1 = Send SYNCH BREAK on next transmission – start bit, followed by 12 '0' bits, followed by Stop bit;<br>cleared by hardware upon completion<br>0 = SYNCH BREAK transmission disabled or completed<br><u>Synchronous mode:</u><br>Unused in this mode – value ignored |
| bit 2 | <b>BRGH:</b> High Baud Rate Select bit<br><u>Asynchronous mode:</u><br>1 = High speed<br>0 = Low speed<br><u>Synchronous mode:</u><br>Unused in this mode – value ignored                                                                                                                                                                    |
| bit 1 | <b>TRMT:</b> Transmit Shift Register Status bit<br>1 = TSR empty<br>0 = TSR full                                                                                                                                                                                                                                                             |
| bit 0 | <b>TX9D:</b> Ninth bit of Transmit Data<br>Can be address/data bit or a parity bit.                                                                                                                                                                                                                                                          |

**Note 1:** SREN/CREN overrides TXEN in Sync mode.



# PIC16(L)F18856/76

## REGISTER 33-3: BAUD1CON: BAUD RATE CONTROL REGISTER

| R-0/0  | R-1/1 | U-0 | R/W-0/0 | R/W-0/0 | U-0 | R/W-0/0 | R/W-0/0 |
|--------|-------|-----|---------|---------|-----|---------|---------|
| ABDOVF | RCIDL | —   | SCKP    | BRG16   | —   | WUE     | ABDEN   |
| bit 7  |       |     |         |         |     | bit 0   |         |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7 **ABDOVF:** Auto-Baud Detect Overflow bit

Asynchronous mode:

1 = Auto-baud timer overflowed

0 = Auto-baud timer did not overflow

Synchronous mode:

Don't care

bit 6 **RCIDL:** Receive Idle Flag bit

Asynchronous mode:

1 = Receiver is Idle

0 = Start bit has been received and the receiver is receiving

Synchronous mode:

Don't care

bit 5 **Unimplemented:** Read as '0'

bit 4 **SCKP:** Clock/Transmit Polarity Select bit

Asynchronous mode:

1 = Idle state for transmit (TX) is a low level

0 = Idle state for transmit (TX) is a high level

Synchronous mode:

1 = Idle state for clock (CK) is a high level

0 = Idle state for clock (CK) is a low level

bit 3 **BRG16:** 16-bit Baud Rate Generator bit

1 = 16-bit Baud Rate Generator is used

0 = 8-bit Baud Rate Generator is used

bit 2 **Unimplemented:** Read as '0'

bit 1 **WUE:** Wake-up Enable bit

Asynchronous mode:

1 = USART will continue to sample the Rx pin – interrupt generated on falling edge; bit cleared in hardware on following rising edge.

0 = RX pin not monitored nor rising edge detected

Synchronous mode:

Unused in this mode – value ignored

bit 0 **ABDEN:** Auto-Baud Detect Enable bit

Asynchronous mode:

1 = Enable baud rate measurement on the next character – requires reception of a SYNCH field (55h);

cleared in hardware upon completion


0 = Baud rate measurement disabled or completed

Synchronous mode:

Unused in this mode – value ignored

# PIC16(L)F18856/76

**FIGURE 37-5: CLOCK TIMING**



**TABLE 37-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS**

| Standard Operating Conditions (unless otherwise stated) |               |                        |      |             |      |       |                         |
|---------------------------------------------------------|---------------|------------------------|------|-------------|------|-------|-------------------------|
| Param. No.                                              | Sym.          | Characteristic         | Min. | Typ†        | Max. | Units | Conditions              |
| <b>ECL Oscillator</b>                                   |               |                        |      |             |      |       |                         |
| OS1                                                     | $F_{ECL}$     | Clock Frequency        | —    | —           | 500  | kHz   |                         |
| OS2                                                     | $T_{ECL\_DC}$ | Clock Duty Cycle       | 40   | —           | 60   | %     |                         |
| <b>ECM Oscillator</b>                                   |               |                        |      |             |      |       |                         |
| OS3                                                     | $F_{ECM}$     | Clock Frequency        | —    | —           | 8    | MHz   |                         |
| OS4                                                     | $T_{ECM\_DC}$ | Clock Duty Cycle       | 40   | —           | 60   | %     |                         |
| <b>ECH Oscillator</b>                                   |               |                        |      |             |      |       |                         |
| OS5                                                     | $F_{ECH}$     | Clock Frequency        | —    | —           | 32   | MHz   |                         |
| OS6                                                     | $T_{ECH\_DC}$ | Clock Duty Cycle       | 40   | —           | 60   | %     |                         |
| <b>LP Oscillator</b>                                    |               |                        |      |             |      |       |                         |
| OS7                                                     | $F_{LP}$      | Clock Frequency        | —    | —           | 100  | kHz   | <b>Note 4</b>           |
| <b>XT Oscillator</b>                                    |               |                        |      |             |      |       |                         |
| OS8                                                     | $F_{XT}$      | Clock Frequency        | —    | —           | 4    | MHz   | <b>Note 4</b>           |
| <b>HS Oscillator</b>                                    |               |                        |      |             |      |       |                         |
| OS9                                                     | $F_{HS}$      | Clock Frequency        | —    | —           | 20   | MHz   | <b>Note 4</b>           |
| <b>System Oscillator</b>                                |               |                        |      |             |      |       |                         |
| OS20                                                    | $F_{OSC}$     | System Clock Frequency | —    | —           | 32   | MHz   | <b>(Note 2, Note 3)</b> |
| OS21                                                    | $F_{CY}$      | Instruction Frequency  | —    | $F_{OSC}/4$ | —    | MHz   |                         |
| OS22                                                    | $T_{CY}$      | Instruction Period     | 125  | $1/F_{CY}$  | —    | ns    |                         |

\* These parameters are characterized but not tested.

† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1:** Instruction cycle period ( $T_{CY}$ ) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at “min” values with an external clock applied to OSC1 pin. When an external clock input is used, the “max” cycle time limit is “DC” (no clock) for all devices.
- Note 2:** The system clock frequency ( $F_{OSC}$ ) is selected by the “main clock switch controls” as described in **Section 6.0 “Oscillator Module (with Fail-Safe Clock Monitor)”**.
- Note 3:** The system clock frequency ( $F_{OSC}$ ) must meet the voltage requirements defined in the **Section 37.2 “Standard Operating Conditions”**.
- Note 4:** LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.

# PIC16(L)F18856/76

**TABLE 37-25: I<sup>2</sup>C BUS DATA REQUIREMENTS**

| Standard Operating Conditions (unless otherwise stated) |         |                         |              |            |      |       |                                                               |
|---------------------------------------------------------|---------|-------------------------|--------------|------------|------|-------|---------------------------------------------------------------|
| Param. No.                                              | Symbol  | Characteristic          |              | Min.       | Max. | Units | Conditions                                                    |
| SP100*                                                  | THIGH   | Clock high time         | 100 kHz mode | 4.0        | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|                                                         |         |                         | 400 kHz mode | 0.6        | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|                                                         |         |                         | SSP module   | 1.5Tcy     | —    |       |                                                               |
| SP101*                                                  | TLOW    | Clock low time          | 100 kHz mode | 4.7        | —    | μs    | Device must operate at a minimum of 1.5 MHz                   |
|                                                         |         |                         | 400 kHz mode | 1.3        | —    | μs    | Device must operate at a minimum of 10 MHz                    |
|                                                         |         |                         | SSP module   | 1.5Tcy     | —    |       |                                                               |
| SP102*                                                  | TR      | SDA and SCL rise time   | 100 kHz mode | —          | 1000 | ns    |                                                               |
|                                                         |         |                         | 400 kHz mode | 20 + 0.1CB | 300  | ns    | CB is specified to be from 10-400 pF                          |
| SP103*                                                  | TF      | SDA and SCL fall time   | 100 kHz mode | —          | 250  | ns    |                                                               |
|                                                         |         |                         | 400 kHz mode | 20 + 0.1CB | 250  | ns    | CB is specified to be from 10-400 pF                          |
| SP106*                                                  | THD:DAT | Data input hold time    | 100 kHz mode | 0          | —    | ns    |                                                               |
|                                                         |         |                         | 400 kHz mode | 0          | 0.9  | μs    |                                                               |
| SP107*                                                  | TSU:DAT | Data input setup time   | 100 kHz mode | 250        | —    | ns    | (Note 2)                                                      |
|                                                         |         |                         | 400 kHz mode | 100        | —    | ns    |                                                               |
| SP109*                                                  | TAA     | Output valid from clock | 100 kHz mode | —          | 3500 | ns    | (Note 1)                                                      |
|                                                         |         |                         | 400 kHz mode | —          | —    | ns    |                                                               |
| SP110*                                                  | TBUF    | Bus free time           | 100 kHz mode | 4.7        | —    | μs    | Time the bus must be free before a new transmission can start |
|                                                         |         |                         | 400 kHz mode | 1.3        | —    | μs    |                                                               |
| SP111                                                   | CB      | Bus capacitive loading  |              | —          | 400  | pF    |                                                               |

\* These parameters are characterized but not tested.

- Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 2:** A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line T<sub>R</sub> max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

## 38.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified  $V_{DD}$  range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Unless otherwise noted, all graphs apply to both the L and LF devices.

|              |                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Note:</b> | The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range. |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**“Typical” represents the mean of the distribution at 25°C. “Maximum”, “Max.”, “Minimum” or “Min.” represents  $(\text{mean} + 3\sigma)$  or  $(\text{mean} - 3\sigma)$  respectively, where  $\sigma$  is a standard deviation, over each temperature range.**

\_\_\_\_\_

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>

