



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18856-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"** for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 3.4 "Stack"** for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 36.0 "Instruction Set Summary"** for more details.

Address Name stop Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value or: POR, BOR Value or: Value or	IABLE	3-13: SPE	CIAL	FUNCTION	REGISTE	K SUMMA	KT BANKS (J-31 (CONTI	NUED)					
GPU CORE REGISTERS; see Table 3.2 for specifics CPU CORE REGISTERS; see Table 3.2 for specifics 28Ch T2TMR 0.000 0.000 0 28Ch T2TMR MIT PR Peipers 0000 0.000 0 28Ch T2TMR 0.0000 0.000 0 28Ch TEVE COUTPS 3.0> 0.000 0.000 0 28Ch TEVE COUTPS 3.0> 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 0.0000 0.000 <th c<="" th=""><th>Address</th><th>Name</th><th>PIC16(L)F18856 PIC16(L)F18876</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>Value on: POR, BOR</th><th>Value on all other Resets</th></th>	<th>Address</th> <th>Name</th> <th>PIC16(L)F18856 PIC16(L)F18876</th> <th>Bit 7</th> <th>Bit 6</th> <th>Bit 5</th> <th>Bit 4</th> <th>Bit 3</th> <th>Bit 2</th> <th>Bit 1</th> <th>Bit 0</th> <th>Value on: POR, BOR</th> <th>Value on all other Resets</th>	Address	Name	PIC16(L)F18856 PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
CPU CRECIPCIES :: Set 2019 Set 3.5	Bank 5													
28Ch 72TMR M Holding Register for the 8-bit TME2 Register 0000 0000 0 28Dh 72PR M TMR2 Period Register 1111 1111 1 28Eh 72C0N M ON $CKPS<2.0^{\circ}$ OUTPS<3.0^{\circ}		CPU CORE REGISTERS; see Table 3-2 for specifics												
28h 10 MR2 Period VIC 1111 n1 1 <td>28Ch</td> <td>T2TMR</td> <td></td> <td>Holding Registe</td> <td colspan="7">g Register for the 8-bit TMR2 Register</td> <td>0000 0000</td> <td>0000 0000</td>	28Ch	T2TMR		Holding Registe	g Register for the 8-bit TMR2 Register							0000 0000	0000 0000	
280n 1200n Image: Imag	28Dh	T2PR		TMR2 Period F	Register							1111 1111	1111 1111	
28hT2HLTinPSYNCCKPOLCKSYNCininImage: MODEMODE000-000029hT2CLKCONin </td <td>28Eh</td> <td>T2CON</td> <td></td> <td>ON</td> <td></td> <td>CKPS<2:0></td> <td></td> <td></td> <td>OUTPS</td> <td><3:0></td> <td></td> <td>0000 0000</td> <td>0000 0000</td>	28Eh	T2CON		ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000	
290h 720 LKCON 9.	28Fh	T2HLT		PSYNC	CKPOL	CKSYNC	-		MOI	000- 0000	000- 0000			
291hT2RSTIIII292hT4TMRIHoding Register5000 <t< td=""><td>290h</td><td>T2CLKCON</td><td></td><td>—</td><td>_</td><td>—</td><td>—</td><td colspan="4">— CS<2:0></td><td>000</td><td>000</td></t<>	290h	T2CLKCON		—	_	—	—	— CS<2:0>				000	000	
292hT4TMRAHolding Register to the 8-bit Test Register000 0000293hT4PRGTMR4 Periode size111 1111294hT4CNNMON $CKPS < :>$ OUTPS 3:>000 0000295hT4LTGPSYNCCKPOLORO000 0000296hT4CKONMPSYNCCKPOLOO000297hT4RSTMSGOOO00298hT6TMRMHolding Register test SetserSEL 4:0>000 0000298hT6RRMMCKPOLCKPSCO000 0000298hT6RRMMCKPOLCKPSCMODES:0>000 0000298hT6RLTMMCKPOLCKPSCMODES:0>000 0000298hT6RLTMMCKPOLCKSNCAMODES:0>000 0000298hT6RLTMMMMMMODES:0>000 0000298hT6RLTMMMMMODES:0>000 0000298hT6RLTMMMMMODES:0>000 0000298hT6RLTMMMMMODES:0>000 0000298hT6RLTMMMMMMODES:0>00298hT6RLTMMMMMM <td>291h</td> <td>T2RST</td> <td></td> <td>—</td> <td>_</td> <td>—</td> <td></td> <td colspan="4">RSEL<4:0></td> <td>0 0000</td> <td>0 0000</td>	291h	T2RST		—	_	—		RSEL<4:0>				0 0000	0 0000	
293hT4PRIIIIII 111IIIIIII 111II294hT4C0NOON $\bigcirc CKPS<20^{\circ}$ OUTPS<3.0>000 0000295hT4HLTPSYNCCKPOLCKSYNC-MODE<3.0>000 0000296hT4CLCONIMODE<3.0>000 0000297hT4RSTI000 0000298hT6TMRI000 0000298hT6RNIMIRIIIII 11111111298hT6CNIMORIIIIIII 11111298hT6CNIIIIIIII 111111298hT6CNIIIIIIII 11111298hT6CNIIIIIIII 11111298hT6LCONIIIIIIII 11111298hT6LCONIIIIIIII 11111298hT6LCONIIIIIIII 1111I298hT6LCONIIIIIIIII 1111298hT6LCONIIIIIIIII 111I298hT6LCONIIII </td <td>292h</td> <td>T4TMR</td> <td></td> <td>Holding Registe</td> <td colspan="6">olding Register for the 8-bit TMR4 Register</td> <td>0000 0000</td> <td>0000 0000</td>	292h	T4TMR		Holding Registe	olding Register for the 8-bit TMR4 Register						0000 0000	0000 0000		
294h74CON ON $OV< CKPS < 2.0 >$ $OUTPS < 3.0 >$ $OUTPS < 3.0 >$ $OOO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	293h	T4PR		TMR4 Period F	Register							1111 1111	1111 1111	
295hT4HLTIPSYNCCKPOLCKSYNCIIMODE<30>000-0000296hT4CLKONIII <t< td=""><td>294h</td><td>T4CON</td><td></td><td>ON</td><td></td><td>CKPS<2:0></td><td></td><td></td><td>OUTPS</td><td><3:0></td><td></td><td>0000 0000</td><td>0000 0000</td></t<>	294h	T4CON		ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000	
296h T4CLKCON Image: Section of the section of th	295h	T4HLT		PSYNC	CKPOL	CKSYNC	—		MODE	<3:0>		000- 0000	000- 0000	
297hT4RSTIIIIIRSEL4:0>IIIII298h76TMRMHolding Register to the 8-bit VER Register0000 0000299h76PRMTMR6 Period Egister1111 111129Ah76CNMONCKPS42:0>OUTPS43:0>0000 000029Bh76HLTMPSYNCCKPOLCKSYNCIMODE43:0>0000 000029Ch76CKCONMIICKSYNCIICS2:0>0000 000029Dh76RSTMIIIIIIII29EhIIIIIIIIIII29FhIIIIIIIIIIII29FhIIIIIIIIIIII29FhIIIIIIIIIIIII29FhIIIIIIIIIIIII29FhIIIIIIIIIIII29FhIIIIIIIIIIII29FhIIIIIIIIIII29Fh <td>296h</td> <td>T4CLKCON</td> <td></td> <td>—</td> <td>_</td> <td>—</td> <td>—</td> <td>—</td> <td></td> <td>CS<2:0></td> <td></td> <td>000</td> <td>000</td>	296h	T4CLKCON		—	_	—	—	—		CS<2:0>		000	000	
298h76TMRMHolding Register to the 8-bit THE Register000 0000299h76PRM $TME Periode State111 111129Ah76CONMONCKPS < 2:0 >000 000029Bh76HTMPSYNCCKPOLCKSYNCO000 000029Ch76CKCONMPSYNCCKSYNCOO000 000029Dh76RSTMOOO0029EhOOOOO0029FhOOOOOO029FhOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOOOOO20FhOOOOO$	297h	T4RST		—	_	—			RSEL<4:0>			0 0000	0 0000	
299hT6PRImage: Set the set of t	298h	T6TMR		Holding Registe	er for the 8-bit T	MR6 Register						0000 0000	0000 0000	
29Ah16CONON $\bigcirc CKPS<2:o>$ OUTPS<3:o>OUTPS<3:o>000 000029Bh16HTPSYNCCKPOLCKSYNC-MODE<3:o>000 000029Ch16CLKCONIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	299h	T6PR		TMR6 Period F	Register							1111 1111	1111 1111	
29Bh T6HLT M PSYNC CKPOL CKSYNC — MODE<3:0> MODE<3:0> 000-000 0 29Ch T6CLKCON · <td>29Ah</td> <td>T6CON</td> <td></td> <td>ON</td> <td></td> <td>CKPS<2:0></td> <td></td> <td></td> <td>OUTPS</td> <td><3:0></td> <td></td> <td>0000 0000</td> <td>0000 0000</td>	29Ah	T6CON		ON		CKPS<2:0>			OUTPS	<3:0>		0000 0000	0000 0000	
29Ch 76CLKCON - <th< td=""><td>29Bh</td><td>T6HLT</td><td></td><td>PSYNC</td><td>CKPOL</td><td>CKSYNC</td><td>—</td><td></td><td>MODE</td><td><3:0></td><td></td><td>000- 0000</td><td>000- 0000</td></th<>	29Bh	T6HLT		PSYNC	CKPOL	CKSYNC	—		MODE	<3:0>		000- 0000	000- 0000	
29Dh T6RST	29Ch	T6CLKCON		—	—	—	_	—		CS<2:0>		000	000	
29Eh -	29Dh	T6RST		—	—	—			RSEL<4:0>			0 0000	0 0000	
29Fh — — Unimplemented —	29Eh	—	_				U	nimplemented				—	—	
	29Fh	—	—				U	nimplemented				—	-	

_

x = unknown, u = unchanged, q =depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

Note 1: Register present on PIC16F18855/75 devices only.

Unimplemented, read as '1'. 2:

TABLE	3-13: SPE	CIAL	FUNCTION	I REGISTE	R SUMMA	RY BANKS ()-31 (CONTII	NUED)				
Address	Name	PIC16(L)F18856 PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Banks 1	7											
	CPU CORE REGISTERS; see Table 3-2 for specifics											
88Ch	CPUDOZE		IDLEN	DOZEN	ROI	DOE	_	DOZE2	DOZE1	DOZE0	0000 -000	0000 -000
88Dh	OSCCON1		_		NOSC<2:0>	I		NDIV<	:3:0>	L	-ddd 0000	-ddd 0000
88Eh	OSCCON2		—		COSC<2:0>	COSC<2:0> CDIV<3:0>				-বর্বর বর্ববর	-वेवेवे वेवेवेवे	
88Fh	OSCCON3		CSWHOLD	SOSCPWR	—	ORDY	NOSCR	_	—	—	00-0 0	00-0 0
890h	OSCSTAT		EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	_	PLLR	d0-0 dd-0	d0-0 dd-0
891h	OSCEN		EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	_	_	00-0 00	00-0 00
892h	OSCTUNE		_	_			HF	TUN<5:0>			10 0000	10 0000
893h	OSCFRQ		_	—		_	—		HFFRQ<2:0>		ddd	ddd
894h	—	—				U	nimplemented				_	—
895h	CLKRCON		CLKREN	—		CLKRD	C<1:0>		CLKRDIV<2:0>		01 0000	01 0000
896h	CLKRCLK		_	—		_		CLKRCL	K<3:0>		0000	0000
897h	MDCON0		MDEN	—	MDOUT	MDOPOL	—	_	_	MDBIT	0-000	0-000
898h	MDCON1		—	—	MDCHPOL	MDCHSYNC	—	_	MDCLPOL	MDCLSYNC	0000	0000
899h	MDSRC		—	—	_			MDMS<4:0>			0 0000	0 0000
89Ah	MDCARL		—	—	—	_		MDCLS	S<3:0>		0000	0000
89Bh	MDCARH		_	_	_	_		MDCHS	6<3:0>		0000	0000
89Ch	-	—				U	nimplemented				—	—
89Dh	_	—		Unimplemented							—	_
89Eh	_	—				U	nimplemented				_	_
89Fh	-	—				U	nimplemented				_	_

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18855/75 devices only.

2: Unimplemented, read as '1'.

5.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 5-3 and Table 5-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	x	Illegal, TO is set on POR
0	0	1	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 5-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 5-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON0 Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu-0 uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu-u uuuu
WDT Window Violation	0000h	0 uuuu	uu00 uuuu
Brown-out Reset	0000h	1 1000	00-1 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu-u uuuu
RESET Instruction Executed	0000h	u uuuu	uu-u u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu-u uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul-u uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

10.2 Data EEPROM Memory

Data EEPROM Memory consists of 256 bytes of user data memory. The EEPROM provides storage locations for 8-bit user defined data.

EEPROM can be read and/or written through:

- FSR/INDF indirect access (Section 10.3 "FSR and INDF Access")
- NVMREG access (Section 10.4 "NVMREG Access")
- In-Circuit Serial Programming (ICSP)

Unlike PFM, which must be written to by row, EEPROM can be written to word by word.

10.3 FSR and INDF Access

The FSR and INDF registers allow indirect access to the PFM or EEPROM.

10.3.1 FSR READ

With the intended address loaded into an FSR register a MOVIW instruction or read of INDF will read data from the PFM or EEPROM.

Reading from NVM requires one instruction cycle. The CPU operation is suspended during the read, and resumes immediately after. Read operations return a single word of memory.

10.3.2 FSR WRITE

Writing/erasing the NVM through the FSR registers (ex. MOVWI instruction) is not supported in the PIC16(L)F18856/76 devices.

10.4 NVMREG Access

The NVMREG interface allows read/write access to all the locations accessible by FSRs, and also read/write access to the User ID locations, and read-only access to the device identification, revision, and Configuration data.

Reading, writing, or erasing of NVM via the NVMREG interface is prevented when the device is code-protected.

10.4.1 NVMREG READ OPERATION

To read a NVM location using the NVMREG interface, the user must:

- Clear the NVMREGS bit of the NVMCON1 register if the user intends to access PFM locations, or set NMVREGS if the user intends to access User ID, Configuration, or EEPROM locations.
- Write the desired address into the NVMADRH:NVMADRL register pair (Table 10-2).
- 3. Set the RD bit of the NVMCON1 register to initiate the read.

Once the read control bit is set, the CPU operation is suspended during the read, and resumes immediately after. The data is available in the very next cycle, in the NVMDATH:NVMDATL register pair; therefore, it can be read as two bytes in the following instructions.

NVMDATH:NVMDATL register pair will hold this value until another read or until it is written to by the user.

19.0 PULSE-WIDTH MODULATION (PWM)

The PWMx modules generate Pulse-Width Modulated (PWM) signals of varying frequency and duty cycle.

In addition to the CCP modules, the PIC16(L)F18855/75 devices contain two PWM modules (PWM6 and PWM7). These modules are essentially the same as the CCP modules without the Capture or Compare functionality.

Note: The PWM6 and PWM7 modules are two instances of the same PWM module design. Throughout this section, the lower case 'x' in register and bit names is a generic reference to the PWM module number (which should be substituted with 6 or 7 during code development). For example, the control register is generically described in this chapter as PWMxCON, but the actual device registers are PWM6CON and PWM7CON. Similarly, the PWMxEN bit represents the PWM6EN and PWM7EN bits.

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the 'on' state (pulse width), and the low portion of the signal is considered the 'off' state. The term duty cycle describes the proportion of the 'on' time to the 'off' time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and, in turn, the power that is applied to the load.

Figure 19-1 shows a typical waveform of the PWM signal.

FIGURE 19-1: PWM OUTPUT Fosc Q1 Q2 Q3 Q4 Rec. 0.00000C Fosc PWM Pulse Width Pulse Width TMRx = 0⁽¹⁾ TMRx = PRx⁽¹⁾



REGISTER 19-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
			PWMx	DC<9:2>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			it	U = Unimplemented bit, read as '0'				
u = Bit is unch	nanged	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	red					

bit 7-0 PWMxDC<9:2>: PWM Duty Cycle Most Significant bits These bits are the MSbs of the PWM duty cycle. The two LSbs are found in PWMxDCL Register.

REGISTER 19-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxD	C<1:0>	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 PWMxDC<1:0>: PWM Duty Cycle Least Significant bits

These bits are the LSbs of the PWM duty cycle. The MSbs are found in PWMxDCH Register.

bit 5-0 Unimplemented: Read as '0'

20.1.4 STEERING MODES

In Steering modes, the data input can be steered to any or all of the four CWG output pins. In Synchronous Steering mode, changes to steering selection registers take effect on the next rising input.

In Non-Synchronous mode, steering takes effect on the next instruction cycle. Additional details are provided in **Section 20.9 "CWG Steering Mode"**.





20.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the CS bit of the CWGxCLKCON register.

EQUATION 21-2: R-C CALCULATIONS

- VPEAK = External voltage source peak voltage
- f = External voltage source frequency
- C = Series capacitor
- R = Series resistor
- V_{c} = Peak capacitor voltage
- Φ = Capacitor induced zero crossing phase advance in radians
- $T_\Phi\,$ = Time ZC event occurs before actual zero crossing

$$Z = \frac{VPEAK}{3 \times 10^{-4}}$$
$$XC = \frac{1}{2\pi fC}$$
$$R = \sqrt{Z^2 - Xc^2}$$
$$VC = XC(3 \times 10^{-4})$$
$$\Phi = Tan^{-1}\left(\frac{XC}{R}\right)$$
$$T\Phi = \frac{\Phi}{2\pi f}$$

EXAMPLE 21-1: R-C CALCULATIONS

VRMS = 120
VPEAK = VRMS *
$$\sqrt{2}$$
 = 169.7
f = 60 Hz
C = 0.1 µF

$$Z = \frac{VPEAK}{3 \times 10^{-4}} = \frac{169.7}{3 \times 10^{-4}} = 565.7 k\Omega$$
XC = $\frac{1}{2\pi fC} = \frac{1}{(2\pi \times 60 \times 1 \times 10^{-7})} = 26.53 k\Omega$
R = $\sqrt{(Z^2 \times Xc^2)} = 565.1 k\Omega$ (computed)
R = 560k Ω (used)
ZR = $\sqrt{R^2 + Xc^2} = 560.6 k\Omega$ (using actual resistor)
IPEAK = $\frac{VPEAK}{ZR} = 302.7 \times 10^{-6}$
VC = XC × Ipeak = 8.0V
 $\Phi = Tan^{-1}(\frac{XC}{R}) = 0.047$ radians
T $\Phi = \frac{\Phi}{2\pi f} = 125.6 \mu s$

21.5.2 CORRECTION BY OFFSET CURRENT

When the waveform is varying relative to Vss, then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD, then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 21-3.

EQUATION 21-3: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$TOFFSET = \frac{\operatorname{asin}\left(\frac{VDD - Vcpinv}{VPEAK}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the VCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 21-4.

EQUATION 21-4: ZCD PULL-UP/DOWN

When External Signal is relative to Vss: $RPULLUP = \frac{RSERIES(VPULLUP - Vcpinv)}{Vcpinv}$ When External Signal is relative to VDD: $RPULLDOWN = \frac{RSERIES(Vcpinv)}{(VDD - Vcpinv)}$

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Re				
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7	LCxG3D4T: O	Gate 2 Data 4 T	rue (non-inve	rted) bit				
	1 = CLCIN3	(true) is gated i	nto CLCx Gate	e 2 Coto 2				
bit 6	LCYG3DAN.	(ilue) is not yai Gate 2 Data 4 I	Vegated (inve	ted) bit				
bit 0	1 = CLCIN3	(inverted) is da	ted into CI Cx	Gate 2				
	0 = CLCIN3 ((inverted) is no	t gated into CL	Cx Gate 2				
bit 5	LCxG3D3T: Gate 2 Data 3 True (non-inverted) bit							
	1 = CLCIN2 ((true) is gated i	nto CLCx Gat	e 2				
	0 = CLCIN2 ((true) is not gat	ed into CLCx	Gate 2				
bit 4	LCxG3D3N: (Gate 2 Data 3 I	Negated (inver	rted) bit				
	1 = CLCIN2 (0 = CLCIN2 ((inverted) is ga	ted into CLCx t gated into CL	Gate 2 Cx Gate 2				
bit 3	LCxG3D2T:	, Gate 2 Data 2 T	rue (non-inve	rted) bit				
	1 = CLCIN1 ((true) is gated i	nto CLCx Gat	e 2				
	0 = CLCIN1 ((true) is not gat	ed into CLCx	Gate 2				
bit 2	LCxG3D2N:	Gate 2 Data 2 I	Negated (inver	ted) bit				
	1 = CLCIN1((inverted) is ga	ted into CLCx	Gate 2				
bit 1	0 = CLCINT((inverted) is no	rue (nen inve	LCX Gale Z				
DILI		(true) is gated i	nto CLCx Cat					
	0 = CLCINO((true) is not gat	ed into CLCx	Gate 2				
bit 0	LCxG3D1N:	Gate 2 Data 1 I	Negated (inve	ted) bit				
	1 = CLCIN0 ((inverted) is ga	ted into CLCx	Gate 2				
	0 = CLCIN0 ((inverted) is no	t gated into CL	Cx Gate 2				

REGISTER 22-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

24.2 FIXED DUTY CYCLE MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 24-2.

The FDC mode is selected by clearing the N1PFM bit in the NCO1CON register.

24.3 PULSE FREQUENCY MODE

In Pulse Frequency (PF) mode, every time the Accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output. The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 24-2.

The value of the active and inactive states depends on the polarity bit, N1POL in the NCO1CON register.

The PF mode is selected by setting the N1PFM bit in the NCO1CON register.

24.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the N1PWS<2:0> bits in the NCO1CLK register.

When the selected pulse width is greater than the Accumulator overflow time frame, then DDS operation is undefined.

24.4 OUTPUT POLARITY CONTROL

The last stage in the NCO module is the output polarity. The N1POL bit in the NCO1CON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCO output signal is available to the following peripherals:

- CLC
- CWG
- Timer1/3/5
- Timer2/4/6
- SMT
- DSM
- Reference Clock Output

24.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCO Interrupt Flag bit, NCO1IF, of the PIR7 register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- N1EN bit of the NCO1CON register
- · NCO1IE bit of the PIE7 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

24.6 Effects of a Reset

All of the NCO registers are cleared to zero as the result of a Reset.

24.7 Operation in Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

REGISTER 2	7-1: TOCON	NO: TIMERO		REGISTER 0			
R/W-0/0	U-0	R-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TOEN	—	TOOUT	T016BIT		TOOUT	PS<3:0>	
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unchanged		x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
=							
Dit 7	1 = The mod	Enable bit	and operating				
	0 = The mod	ule is disabled	and in the lov	vest power mo	de		
bit 6	Unimplemented: Read as '0'						
bit 5	TOOUT: TMR0 Output bit (read-only) TMR0 output bit						
bit 4	T016BIT: TMF 1 = TMR0 is 0 = TMR0 is a	R0 Operating a a 16-bit timer an 8-bit timer	as 16-bit Time	r Select bit			
bit 3-0	T0OUTPS<3: 1111 = 1:16 F 1110 = 1:15 F 1101 = 1:14 F 1000 = 1:13 F 1011 = 1:12 F 1010 = 1:11 F 1001 = 1:10 F 1000 = 1:9 PC 0111 = 1:8 PC 0101 = 1:6 PC 0101 = 1:6 PC 0101 = 1:5 PC 0011 = 1:4 PC 0010 = 1:3 PC 0011 = 1:2 PC	0>: TMR0 out Postscaler Postscaler Postscaler Postscaler Postscaler Postscaler Postscaler postscaler postscaler postscaler postscaler postscaler postscaler postscaler postscaler postscaler postscaler	out postscaler	(divider) selec	t bits		

REGISTER 30-2: CCPxCAP: CAPTURE INPUT SELECTION REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/x	R/W-0/x	R/W-0/x
—	—	—	—	_		CTS<2:0>	
bit 7							bit 0

Legend:

- J		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-3 Unimplemented: Read as '0'

bit 2-0 CTS<2:0>: Capture Trigger Input Selection bits

CTS	CCP1.capture	CCP2.capture	CCP3.capture	CCP4.capture	CCP5.capture
111			LC4_out		
110	LC3_out				
101	LC2_out				
100	LC1_out				
011	IOC_interrupt				
010	C2OUT				
001	C1OUT				
000	CCP1PPS	CCP2PPS	CCP3PPS	CCP4PPS	CCP5PPS

REGISTER 30-3: CCPRxL REGISTER: CCPx REGISTER LOW BYTE

| R/W-x/x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | CCPR | <7:0> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Reset
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0
CCPxMODE = Capture mode
CCPRxL<7:0>: Capture value of TMR1L
CCPxMODE = Compare mode
CCPRxL<7:0>: LS Byte compared to TMR1L
CCPxMODE = PWM modes when CCPxFMT = 0:
CCPRxL<7:0>: Pulse-width Least Significant eight bits
CCPxMODE = PWM modes when CCPxFMT = 1:
CCPRxL<7:6>: Pulse-width Least Significant two bits
CCPRxL<5:0>: Not used.

REGISTER 30-6: CCPTMRS1: CCP TIMERS CONTROL 1 REGISTER							
U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1
	—	P7TSE	:L<1:0>	P6TSE	EL<1:0>	C5TSE	L<1:0>
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Reset
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-4 P7TSEL<1:0>: PWM7 Timer Selection 11 = PWM7 based on TMR6 10 = PWM7 based on TMR4 01 = PWM7 based on TMR2 00 = Reserved							
bit 3-2 P6TSEL<1:0>: PWM6 Timer Selection 11 = PWM6 based on TMR6 10 = PWM6 based on TMR4 01 = PWM6 based on TMR2 00 = Reserved							
bit 1-0 C5TSEL<1:0>: CCP5 Timer Selection 11 = CCP5 based on TMR5 (Capture/Compare) or TMR6 (PWM) 10 = CCP5 based on TMR3 (Capture/Compare) or TMR4 (PWM) 01 = CCP5 based on TMR1 (Capture/Compare) or TMR2 (PWM) 00 = Reserved							

31.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 31.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

31.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

31.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 31-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

REGISTER 32-16: SMTxPRL: SMT PERIOD REGISTER – LOW BYTE

R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1	R/W-x/1
			SMTxF	PR<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SMTxPR<7:0>: Significant bits of the SMT Timer Value for Period Match – Low Byte

REGISTER 32-17: SMTxPRH: SMT PERIOD REGISTER – HIGH BYTE

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | SMTxPF | R<15:8> | | | |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<15:8>: Significant bits of the SMT Timer Value for Period Match – High Byte

REGISTER 32-18: SMTxPRU: SMT PERIOD REGISTER – UPPER BYTE

| R/W-x/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| | | | SMTxPR | <23:16> | | | |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SMTxPR<23:16>: Significant bits of the SMT Timer Value for Period Match – Upper Byte

34.0 REFERENCE CLOCK OUTPUT MODULE

The Reference Clock Output module provides the ability to send a clock signal to the clock reference output pin (CLKR). The Reference Clock Output can also be used as a signal for other peripherals, such as the Data Signal Modulator (DSM).

The Reference Clock Output module has the following features:

- · Selectable input clock
- Programmable clock divider
- · Selectable duty cycle

34.1 CLOCK SOURCE

The Reference Clock Output module has a selectable clock source. The CLKRCLK register (Register 34-2) controls which input is used.

34.1.1 CLOCK SYNCHRONIZATION

Once the reference clock enable (CLKREN) is set, the module is ensured to be glitch-free at start-up.

When the Reference Clock Output is disabled, the output signal will be disabled immediately.

Clock dividers and clock duty cycles can be changed while the module is enabled, but glitches may occur on the output. To avoid possible glitches, clock dividers and clock duty cycles should be changed only when the CLKREN is clear.

34.2 PROGRAMMABLE CLOCK DIVIDER

The module takes the selected clock input and divides it based on the value of the CLKRDIV<2:0> bits of the CLKRCON register (Register 34-1).

The following configurations can be made based on the CLKRDIV<2:0> bits:

- Base input clock value
- Input clock divided by 2
- Input clock divided by 4
- Input clock divided by 8
- Input clock divided by 16
- Input clock divided by 32
- Input clock divided by 64
- Input clock divided by 128

The clock divider values can be changed while the module is enabled; however, in order to prevent glitches on the output, the CLKRDIV<2:0> bits should only be changed when the module is disabled (CLKREN = 0).

34.3 SELECTABLE DUTY CYCLE

The CLKRDC<1:0> bits of the CLKRCON register can be used to modify the duty cycle of the output clock. A duty cycle of 25%, 50%, or 75% can be selected for all clock rates, with the exception of the undivided base Fosc value.

The duty cycle can be changed while the module is enabled; however, in order to prevent glitches on the output, the CLKRDC<1:0> bits should only be changed when the module is disabled (CLKREN = 0).

Note: The CLKRDC1 bit is reset to '1'. This makes the default duty cycle 50% and not 0%.

34.4 OPERATION IN SLEEP MODE

The Reference Clock Output module is not affected by Sleep mode. The Reference Clock Output module can still operate during Sleep if the clock source selected by CLKRCLK is also active during Sleep.

MOVWI	Move W to INDFn			
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]			
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31			
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$			
Status Affected:	None			

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RESET	Software Reset			
Syntax:	[label] RESET			
Operands:	None			
Operation:	Execute a device Reset. Resets the RI flag of the PCON register.			
Status Affected:	None			
Description:	This instruction provides a way to execute a hardware Reset by software.			

RETFIE	Return from Interrupt			
Syntax:	[label] RETFIE k			
Operands:	None			
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$			
Status Affected:	None			
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.			
Words:	1			
Cycles:	2			
Example:	RETFIE			
	After Interrupt PC = TOS GIE = 1			

28-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 4x4 mm Body [UQFN] With 0.40 mm Contact Length





	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	0.40 BSC		
Optional Center Pad Width	W2			2.35
Optional Center Pad Length	T2			2.35
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X28)	X1			0.20
Contact Pad Length (X28)	Y1			0.80
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2152A