



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18856t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F188XX Family Types

Device	Data Sheet Index	Program Flash Memory (Words)	Program Flash Memory (KB)	EEPROM (bytes)	Data SRAM (bytes)	I/O Pins ⁽¹⁾	10-Bit ADC ² (ch)	5-Bit DAC	Comparator	8-Bit (with HLT)/ 16-Bit Timers	SMT	Windowed Watchdog Timer	CRC and Memory Scan	CCP/10-Bit PWM	Zero-Cross Detect	CWG	NCO	CLC	DSM	EUSART/I ² C/SPI	Peripheral Pin Select	Peripheral Module Disable
PIC16(L)F18854	(1)	4096	7	256	512	25	24	1	2	3/4	2	Y	Y	5/2	Y	3	1	4	1	1/2	Y	Y
PIC16(L)F18855	(2)	8192	14	256	1024	25	24	1	2	3/4	2	Y	Y	5/2	Υ	3	1	4	1	1/2	Υ	Y
PIC16(L)F18856	(3)	16384	28	256	2048	25	24	1	2	3/4	2	Y	Y	5/2	Υ	3	1	4	1	1/2	Y	Y
PIC16(L)F18857	(4)	32768	56	256	4096	25	24	1	2	3/4	2	Y	Y	5/2	Υ	3	1	4	1	1/2	Υ	Y
PIC16(L)F18875	(2)	8192	14	256	1024	36	35	1	2	3/4	2	Y	Y	5/2	Υ	3	1	4	1	1/2	Υ	Y
PIC16(L)F18876	(3)	16384	28	256	2048	36	35	1	2	3/4	2	Y	Y	5/2	Y	3	1	4	1	1/2	Y	Y
PIC16(L)F18877	(4)	32768	56	256	4096	36	35	1	2	3/4	2	Y	Y	5/2	Y	3	1	4	1	1/2	Y	Y

Note 1: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document)

1: DS40001826 PIC16(L)F18854 Data Sheet, 28-Pin, Full-Featured 8-bit Microcontrollers

DS40001802 PIC16(L)F18855/75 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

DS40001824 PIC16(L)F18856/76 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

4: DS40001825

2:

3:

PIC16(L)F18857/77 Data Sheet, 28/40-Pin, Full-Featured 8-bit Microcontrollers

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.



R/W-0/	0 R/W/HC-0/0	R-0	R-0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
EN ⁽¹⁾	SCANGO ^(2, 3)	BUSY ⁽⁴⁾	INVALID	INTM	_	MODE<	:1:0> ⁽⁵⁾
bit 7		•					bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
u = Bit is	unchanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is	set	'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	vare	
DIT /	EN: Scanner						
	0 = Scanner i	s enabled is disabled, int	ernal states are	e reset			
bit 6	SCANGO: So	canner GO bit ⁽	2, 3)				
	1 = When the	e CRC sends a	a ready signal,	NVM will be ac	cessed accord	ing to MDx and	data passed
	to the clie	ent peripheral.	met e e e un				
bit 5	0 = Scanner (operations will	not occur ator bit(4)				
DIL 5	1 = Scanner	cycle is in proc	ess				
	0 = Scanner (cycle is comple	ete (or never st	tarted)			
bit 4	INVALID: Sca	anner Abort sig	gnal bit				
	1 = SCANLA	DRL/H has inc	remented or co	ontains an inval	lid address ⁽⁶⁾		
1.11.0	0 = SCANLA	DRL/H points t	o a valid addre	ess			
DIT 3			upt Manageme	nt wode Select	DI		
	This bit is ign	<u>.</u> ored					
	If MODE = 01	(CPU is stalled	d until all data is	s transferred):			
	1 = SCANGC	is overridden	(to zero) during	g interrupt oper	ation; scanner	resumes after	returning from
		ia not offector	d by interrupte	the interrupt re		offected	
	0 = SCANGC	or 11:	a by interrupts,	the interrupt re	esponse will be	anected	
	1 = SCANGO	is overridden	(to zero) durina	i interrupt opera	ation: scan oper	ations resume	after returning
	from inte	rrupt	()	,	,		J
	0 = Interrupts	do not prever	t NVM access				
bit 2	Unimplemen	ted: Read as	*0′	6			
DIT 1-0	MODE<1:0>:	Memory Acce	ess mode dits.	7			
	10 = Peek m	ode					
	01 = Burst m	ode					
	00 = Concurr	ent mode					
Note 1:	Setting EN = 0 (Set	CANCON0 reg	jister) does not	t affect any othe	er register conte	ent.	
2:	This bit is cleared	when LADR >	HADR (and a	data cycle is no	ot occurring).		
3:	IT IN I M = 1, this b	It is overridder	i (to zero, but r	not cleared) dur	ring an interrupt	response.	
4: 5:	See Table 11-1 for	more detailed	ig accessed, 0 information			y siynai.	
•••							

REGISTER 11-11: SCANCONO: SCANNER ACCESS CONTROL REGISTER 0

6: An invalid address happens when the entire range of the PFM is scanned and completed, i.e., device memory is 0x4000 and SCANHADR = 0x3FFF, after the last scan SCANLADR increments to 0x4000, the address is invalid.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			LADR<	15:8> (1,2)			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

REGISTER 11-12: SCANLADRH: SCAN LOW ADDRESS HIGH BYTE REGISTER

bit 7-0 LADR<15:8>: Scan Start/Current Address bits^(1,2) Most Significant bits of the current address to be fetched from, value increments on each fetch of memory.

- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - **2:** While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

REGISTER 11-13: SCANLADRL: SCAN LOW ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			LADR<	7:0> ^(1,2)			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LADR<7:0>: Scan Start/Current Address bits^(1,2) Least Significant bits of the current address to be fetched from, value increments on each fetch of memory

- **Note 1:** Registers SCANLADRH/L form a 16-bit value, but are not guarded for atomic or asynchronous access; registers should only be read or written while SCANGO = 0 (SCANCON0 register).
 - 2: While SCANGO = 1 (SCANCON0 register), writing to this register is ignored.

12.4 PORTA Registers

12.4.1 DATA REGISTER

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12.4.9 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The PORT data latch LATA (Register 12-4) holds the output port data, and contains the latest value of a LATA or PORTA write.

EXAMPLE 12-1: INITIALIZING PORTA

; This c ; initia	code example alizing the P	illustrates ORTA register. The							
; other	; other ports are initialized in the same								
; manner	· .								
BANKSEL	PORTA	;							
CLRF	PORTA	;Init PORTA							
BANKSEL	LATA	;Data Latch							
CLRF	LATA	;							
BANKSEL	ANSELA	;							
CLRF	ANSELA	;digital I/O							
BANKSEL	TRISA	;							
MOVLW	B'00111000'	;Set RA<5:3> as inputs							
MOVWF	TRISA	;and set RA<2:0> as							
		;outputs							

12.4.2 DIRECTION CONTROL

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

12.4.3 OPEN-DRAIN CONTROL

The ODCONA register (Register 12-7) controls the open-drain feature of the port. Open-drain operation is independently selected for each pin. When an ODCONA bit is set, the corresponding port output becomes an open-drain driver capable of sinking current only. When an ODCONA bit is cleared, the corresponding port output pin is the standard push-pull drive capable of sourcing and sinking current.

Note:	It is not necessary to set open-drain control when using the pin for I ² C; the I ² C
	module controls the pin and makes the pin open-drain.

12.4.4 SLEW RATE CONTROL

The SLRCONA register (Register 12-8) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

REGISTER 12-25: ANSELC: PORTC ANALOG SELECT REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSC7 | ANSC6 | ANSC5 | ANSC4 | ANSC3 | ANSC2 | ANSC1 | ANSC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0	ANSC<7:0> : Analog Select between Analog or Digital Function on Pins RC<7:0>, respectively ⁽¹⁾
	0 = Digital I/O. Pin is assigned to port or digital special function.
	1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

REGISTER 12-26: WPUC: WEAK PULL-UP PORTC REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUC7 | WPUC6 | WPUC5 | WPUC4 | WPUC3 | WPUC2 | WPUC1 | WPUC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUC<7:0>: Weak Pull-up Register bits⁽¹⁾

- 1 = Pull-up enabled
- 0 = Pull-up disabled

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

19.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

19.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWMx registers to their Reset states.

TABLE 19-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 19-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

19.1.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the module for using the PWMx outputs:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- Configure the PWM output polarity by configuring the PWMxPOL bit of the PWMxCON register.
- 3. Load the PR2 register with the PWM period value, as determined by Equation 19-1.
- 4. Load the PWMxDCH register and bits <7:6> of the PWMxDCL register with the PWM duty cycle value, as determined by Equation 19-2.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register.
 - Select the Timer2 prescale value by configuring the T2CKPS<1:0> bits of the T2CON register.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Wait until the TMR2IF is set.
- 7. When the TMR2IF flag bit is set:
 - Clear the associated TRIS bit(s) to enable the output driver.

- Route the signal to the desired pin by configuring the RxyPPS register.
- Enable the PWMx module by setting the PWMxEN bit of the PWMxCON register.

In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then the PWM module can be enabled during Step 2 by setting the PWMxEN bit of the PWMxCON register.

23.4 Capacitive Voltage Divider (CVD) Features

The ADC module contains several features that allow the user to perform a relative capacitance measurement on any ADC channel using the internal ADC sample and hold capacitance as a reference. This relative capacitance measurement can be used to implement capacitive touch or proximity sensing applications. Figure 23-6 shows the basic block diagram of the CVD portion of the ADC module.

FIGURE 23-6: HARDWARE CAPACITIVE VOLTAGE DIVIDER BLOCK DIAGRAM



23.6 Register Definitions: ADC Control

REGISTER 23-1: ADCON0: ADC CONTROL REGISTER 0

R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	R/W-0/0	U-0	R/W/HC-0		
ADON	ADCONT		ADCS		ADFRM0		ADGO		
bit 7									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'			
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value	at POR and BO	R/Value at al	I other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is o	cleared by hardw	are			
bit 7	ADON: ADC	Enable bit							
	1 = ADC is en	abled							
hit 6			Operation Enc	blo bit					
DILO	1 = ADGO is	retriggered up			version trigger un	til ADTIF is o	ent (if ADSOL is		
	set)	or until ADGO	is cleared (reg	ardless of the	value of ADSOI)			
	0 = ADGO is o	cleared upon c	ompletion of e	ach conversio	on trigger				
bit 5	Unimplement	ted: Read as '	0'						
bit 4	ADCS: ADC (Clock Selectior	n bit						
	1 = Clock sup	plied from FRO	C dedicated os	cillator					
	0 = Clock sup	plied by Fosc,	divided accord	ding to ADCL	K register				
bit 3	Unimplemented: Read as '0'								
bit 2	ADFRMU: ADC results Format/alignment Selection								
	\perp = ADRES and ADPREV data are right-justified 0 = ADRES and ADPREV data are left-justified, zero-filled								
bit 1		ted: Read as '	n'		cu .				
bit 0		Conversion St	o atus hit						
bit o	1 = ADC con	version cycle	in progress. S	etting this bit	starts an ADC	conversion c	ycle. The bit is		
	cleared b	y hardware as	determined by	the ADCON	T bit				
	0 = ADC conv	ersion comple	ted/not in prog	ress					

	ADPCH<5:0> bit 7 bit Legend: W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets 1' = Bit is set '0' = Bit is cleared -n'n = Value at POR and BOR/Value at all other Resets bit 7:6 Unimplemented: Read as '0' bit So 111111 = Fixed Votage Reference (FVR) ^[6] 111110 = Temperature Indicator ⁴³ 111101 = Temperature Indicator ⁴³ 111101 = Temperature Indicator ⁴³ 111001 = ANES (Analog Ground) 111011 = Reserved. No channel connected. 100001 = ANE[⁴⁰ 100001 = ANE[⁴⁰ 100001 = ANE[⁴⁰ 101111 = AND ⁴⁰ 01111 = AND ⁴⁰ 011111 = AND ⁴⁰ 01111 = AND ⁴⁰ 011010 = AND ⁴⁰ 01100 = AND ⁴⁰ 011010 = AND ⁴⁰ 01101 = ANC 01101 = AND ⁴⁰ 01101 = AND ⁴⁰ 01101 = AND ⁴⁰ 01101 = ANC 01101 = ANC <th></th> <th>U-0</th> <th>U-0</th> <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R/W-0/0</th> <th>R/W-0/0</th>		U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unchanged -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplementer: Read as '0' -n/n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplementer: Read as '0' -n/n = Value at POR and BOR/Value at all other Resets bit 5-0 ADPCH-SiD-XDC Positive Input Channel Selection bits	bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1 = Bit is set '0' = Bit is cleared -n'n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplemented: Read as '0'		_	—			ADPC	H<5:0>		
Legend: W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared -n'n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplemented: Read as '0' -n'n = Value at POR and BOR/Value at all other Resets bit 5-0 ADPCH-5:0-: ADC Positive Input Channel Selection bits	Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-5:9:- ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ²⁰ 111110 = DAC1 output ¹⁰ 111100 = AVC3 (Analog Ground) 11100 = AVES (Analog Ground) 11100 = ANES ⁴⁰ 10000 = ANES ⁴⁰ 10000 = ANES ⁴⁰ 10110 = AND5 ⁴⁰ 1	bit 7								bit (
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-6:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = Temperature Indicator ⁽³⁾ 111101 = Temperature Indicator ⁽³⁾ 111101 = Reserved. No channel connected.	Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n'n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ^[2] 111100 = ADC1 output ⁽¹⁾ 111100 = Temperature Indicator ⁽³⁾ 111011 = Reserved. No channel connected. 100010 = ANE2 ⁽⁴⁾ 100001 = ANE1 ⁽⁴⁾ 101000 = AND6 ⁽⁴⁾ 011110 = AND7 ⁽⁴⁾ 011101 = AND7 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01100 = AND4 ⁽⁴⁾ 01101 = AND7 ⁽⁴⁾ 01101 = AND2 ⁽⁴⁾ 01101 = AND5 ⁽	-								
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set 0' = Bit is cleared -n/n = Value at POR and BOR/Value at all other Resets bit 7-6 Unimplemented: Read as '0' - bit 5-0 ADPCH-5:0:- XDC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ - 111101 = Temperature Indicator ⁽³⁾ 111101 = AARDS (4) 100010 = ANE2(4) 100001 = ANE2(4) 100001 = ANE2(4) 100010 = ANE2(4) 10111 = AND7(4) 01111 = AND7(4) 01111 = AND7(4) 01111 = AND7(4) 01110 = AND2(4) 01101 = AND2(4) 01101 = AND2(4) 01101 = AND2(4) 01101 = ANC2 01001 = ANC2 01001 = ANC2 01001 = ANC3 01001 = ANC4 01001 = ANC5 01001 = ANC4 01011 = ANB5 01011 = ANC5 01010 = ANC4 01010 = ANC4 01011 = ANC5	R = Readable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unchanyan '1" = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-5:0>: ADC Positive Input Channel Selection bits 11111 = Fixed Voltage Reference (FVR) ⁽²⁾ 11110 = Toxed voltage Reference (FVR) ⁽²⁾ 11110 = Temperature Indicator ⁽³⁾ 11110 = RASE 11001 = ANE2 ⁽⁴⁾ 10000 = ANE2 ⁽⁴⁾ 10000 = ANE2 ⁽⁴⁾ 10000 = ANE2 ⁽⁴⁾ 10010 = ANE2 ⁽⁴⁾ 10111 = RANDF ⁽⁴⁾ 01111 = AND5 ⁽⁴⁾ 01111 = AND5 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01011 = AND5 ⁽⁴⁾	Legen	nd:							
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-45:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = DAC1 output ⁽¹⁾ 11110 = Temperature Indicator ⁽³⁾ 11110 = Reserved. No channel connected. ' ' 100010 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 100000 = ANE2 ⁽⁴⁾ 100000 = ANE2 ⁽⁴⁾ 01101 = AND5 01011 = AND7 01011 = AND7 01011 = AND5 01011 = ANC5 01011 = ANC5 01011 = ANC5 01011 = ANS5 01111 = ANB5 010101 = ANS6 01	u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH+5:0': ADC Positive Input Channel Selection bits 11111 = Timed Values Reference (FVR) ⁽²⁾ 111110 = DAC1 output ⁽¹⁾ 11110 = Temperature Indicator ⁽³⁾ 11110 = ANDS(4) 10001 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 100001 = ANE2 ⁽⁴⁾ 10101 = AND5 ⁽⁴⁾ 01110 = AND5 ⁽⁴⁾ 01110 = AND5 ⁽⁴⁾ 01101 = AND5 01001 = AND5 <td>R = Re</td> <td>eadable bi</td> <td>it</td> <td>W = Writable bit</td> <td></td> <td>U = Unimpleme</td> <td>ented bit, read as</td> <td>; 'O'</td> <td></td>	R = Re	eadable bi	it	W = Writable bit		U = Unimpleme	ented bit, read as	; 'O'	
'1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 11111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111110 = Temperature Indicator ³⁰ 111101 = Temperature Indicator ³⁰ 111101 = Reserved. No channel connected. .	'1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽⁰⁾ 111101 = Temperature Indicator ⁽³⁾ 111101 = Reserved. No channel connected. . . <td< td=""><td>u = Bit</td><td>t is unchar</td><td>nged</td><td>x = Bit is unknow</td><td>vn</td><td>-n/n = Value at</td><td>POR and BOR/</td><td>/alue at all other</td><td>Resets</td></td<>	u = Bit	t is unchar	nged	x = Bit is unknow	vn	-n/n = Value at	POR and BOR/	/alue at all other	Resets
bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-5:0: ADC Positive Input Channel Selection bits 11111 = Fixed Voltage Reference (FVR) ⁽²⁾ 11110 = DAC1 output ⁽¹⁾ 11100 = AVS3 (Analog Ground) 111001 = AVS3 (Analog Ground) 111011 = Reserved. No channel connected. 100010 = ANE2 ⁽⁴⁾ 100000 = ANE1 ⁽⁴⁾ 100000 = ANE1 ⁽⁴⁾ 101010 = AND5 ⁽⁴⁾ 011110 = AND5 ⁽⁴⁾ 011110 = AND5 ⁽⁴⁾ 011010 = AND5 ⁽⁴⁾ 01101 = AND5 ⁽⁴⁾ 01111 =	bit 7-6 Unimplemented: Read as '0' bit 5-0 ADPCH-5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁶⁹ 111101 = Temperature Indicator ⁽⁹⁾ 111001 = ANS: (Analog Ground) 111011 = Reserved. No channel connected.	'1' = B	it is set		'0' = Bit is cleare	ed				
bit 5-0 ADPCH <s:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR)⁽²⁾ 111110 = DAC1 output⁽¹⁾ 111111 = Temperature Indicator⁽³⁾ 111110 = Reserved. No channel connected. . . 100010 = ANE2⁽⁴⁾ 100010 = ANE2⁽⁴⁾ 101111 = NDD7⁽⁴⁾ 011110 = AND5⁽⁴⁾ 01110 = AND5⁽⁴⁾ 01101 = AND3⁽⁴⁾ 01101 = AND3⁽⁴⁾ 011001 = AND2⁽⁴⁾ 01101 = AND3⁽⁴⁾ 01101 = AND3⁽⁴⁾ 01101 = AND2⁽⁴⁾ 01101 = ANC3 01010 = ANC4 01001 = ANC5 01001 = ANC4 01001 = ANC5 01010 = ANB5 01010 = ANB5 01011 = ANB7 01011 = ANB7 01011 = ANB7 01111 = ANB7 01111 = ANB7 01111 = ANB5 010101 = ANB4 0</s:0>	bit 5-0 ADPCH<5:0>: ADC Positive Input Channel Selection bits 111111 = Fixed Voltage Reference (FVR) ⁽²⁾ 111101 = Temperature Indicator ⁽³⁾ 111101 = Temperature Indicator ⁽³⁾ 111101 = Reserved. No channel connected	bit 7-6	i	Unimplement	ed: Read as '0'					
\dots	000100 = ANA4 000011 = ANA3 000010 = ANA2 000001 = ANA1	bit 7-6 bit 5-0		Unimplement ADPCH<5:0:: 11111 = Fixe 11110 = DAG 11101 = Terr 11100 = AVS 11001 = Res 100010 = ANE 100001 = ANE 100000 = ANE 01001 = ANE 01111 = ANE 01100 = ANE 01101 = ANE 01101 = ANE 01101 = ANE 01001 = ANE 01001 = ANE 01011 = ANE 01010 = ANE 01011 = ANE 01001 = ANE 01001 = ANE 01001 = ANE 01001 = ANE 01001 = ANE 01001 = ANE 01101 = ANE 01100 = ANE 01101 = ANE 01100 = ANE 01101 = ANE	ed: Read as '0' ADC Positive Inp ed Voltage Referer C1 output ⁽¹⁾ operature Indicator iss (Analog Ground served. No channe = 2 ⁽⁴⁾ = 1 ⁽⁴⁾ = 0 ⁽⁴⁾ - 0 ⁽	ut Channel Se nce (FVR) ⁽²⁾ (3)) I connected.	lection bits			

REGISTER 23-8: ADPCH: ADC POSITIVE CHANNEL SELECTION REGISTER

Note 1: See Section 25.0 "5-Bit Digital-to-Analog Converter (DAC1) Module" for more information.

- 2: See Section 16.0 "Fixed Voltage Reference (FVR)" for more information.
- 3: See Section 17.0 "Temperature Indicator Module" for more information.
- 4: PIC16(L)F18875 only.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADCN	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unkno	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 23-13: ADCNT: ADC CONVERSION COUNTER REGISTER

bit 7-0 ADCNT<7:0>: ADC Conversion Counter

Counts the number of times that the ADC is triggered. Determines when the threshold is checked for the Low-Pass Filter, Burst Average, and Average Computation modes. Count saturates at 0xFF and does not roll-over to 0x00.

REGISTER 23-14: ADFLTRH: ADC FILTER HIGH BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
			ADFLTF	R<15:8>					
bit 7 bit 0									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADFLTR<15:8>: ADC Filter Output Most Significant bits and Sign bit In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Lowpass Filter.

REGISTER 23-15: ADFLTRL: ADC FILTER LOW BYTE REGISTER

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
			ADFLT	R<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADFLTR<7:0>**: ADC Filter Output Least Significant bits In Accumulate, Average, and Burst Average mode, this is equal to ADACC right shifted by the ADCRS bits of ADCON2. In LPF mode, this is the output of the Lowpass Filter.

REGISTER 30-1: CCPxCON: CCPx CONTROL REGISTER (CONTINUED)

- bit 3-0
- MODE<3:0>: CCPx Mode Select bits⁽¹⁾ 1111 = PWM mode
- 1110 = Reserved
- 1101 = Reserved
- 1100 = Reserved
- 1011 = Compare mode: output will pulse 0-1-0; Clears TMR1
- 1010 = Compare mode: output will pulse 0-1-0
- 1001 = Compare mode: clear output on compare match
- 1000 = Compare mode: set output on compare match
- 0111 = Capture mode: every 16th rising edge of CCPx input
- 0110 = Capture mode: every 4th rising edge of CCPx input
- 0101 = Capture mode: every rising edge of CCPx input
- 0100 = Capture mode: every falling edge of CCPx input
- 0011 = Capture mode: every edge of CCPx input
- 0010 = Compare mode: toggle output on match
- 0001 = Compare mode: toggle output on match; clear TMR1
- 0000 = Capture/Compare/PWM off (resets CCPx module)
- **Note 1:** All modes will set the CCPxIF bit, and will trigger an ADC conversion if CCPx is selected as the ADC trigger source.

31.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 31-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 31-6, Figure 31-8, Figure 31-9 and Figure 31-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 31-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 31-6: SPI MODE WAVEFORM (MASTER MODE)



If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an ACK bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an ACK bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

31.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

31.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.













FIGURE 37-12: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 37-18: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standar Operatir	rd Operating (ng Temperatur	Conditions (u e -40°C \leq TA	nless otherwise ≤ +125°C	e stated)					
Param. No.	Sym.		Characteristic	6	Min.	Тур†	Max.	Units	Conditions
40*	Тт0Н	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
41*	TT0L	T0CKI Low F	ulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	1		Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value
45*	T⊤1H	T1CKI High	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—		ns	
		Time	Synchronous, w	vith Prescaler	15	—		ns	
			Asynchronous		30	—	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—	_	ns	
		Time	Synchronous, w	vith Prescaler	15	—	_	ns	
			Asynchronous		30	—	—	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value
			Asynchronous	60		_	ns		
48	F⊤1	Secondary O (oscillator en	scillator Input Fre abled by setting	equency Range bit T1OSCEN)	32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E	xternal Clock Ed	lge to Timer	2 Tosc	—	7 Tosc	—	Timers in Sync mode

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 37-18: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)



Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 38-1: Voh vs. Ioh Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-2: VOL vs. IOL Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-3: VOH vs. IOH Over Temperature, VDD = 3.0V.



FIGURE 38-4: Vol. vs. Iol. Over Temperature, VDD = 3.0V.



FIGURE 38-5: VOH vs. IOH Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.



FIGURE 38-6: VoL vs. IoL Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.