

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18876t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-2: PIC16F18856 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/ANA0/C1IN0-/C2IN0-/CLCIN0 ⁽¹⁾ /	RA0	TTL/ST	CMOS/OD	General purpose I/O.
IUCAU	ANA0	AN	—	ADC Channel A0 input.
	C1IN0-	AN	—	Comparator negative input.
	C2IN0-	AN	—	Comparator negative input.
	CLCIN0 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA0	TTL/ST	—	Interrupt-on-change input.
RA1/ANA1/C1IN1-/C2IN1-/CLCIN1 ⁽¹⁾ /	RA1	TTL/ST	CMOS/OD	General purpose I/O.
IUCA1	ANA1	AN	—	ADC Channel A1 input.
	C1IN1-	AN	—	Comparator negative input.
	C2IN1-	AN	—	Comparator negative input.
	CLCIN1 ⁽¹⁾	TTL/ST	—	Configurable Logic Cell source input.
	IOCA1	TTL/ST	—	Interrupt-on-change input.
RA2/ANA2/C1IN0+/C2IN0+/VREF-/	RA2	TTL/ST	CMOS/OD	General purpose I/O.
DAC10011/IOCA2	ANA2	AN	—	ADC Channel A2 input.
	C1IN0+	AN	—	Comparator positive input.
	C2IN0+	AN	—	Comparator positive input.
	VREF-	AN	—	External ADC and/or DAC negative reference input.
	DAC1OUT1	—	AN	Digital-to-Analog Converter output.
	IOCA2	TTL/ST	—	Interrupt-on-change input.
RA3/ANA3/C1IN1+/VREF+/MDCARL ⁽¹⁾ /	RA3	TTL/ST	CMOS/OD	General purpose I/O.
IUCAS	ANA3	AN	—	ADC Channel A3 input.
	C1IN1+	AN	—	Comparator positive input.
	VREF+	AN	—	External ADC and/or DAC positive reference input.
	MDCARL ⁽¹⁾	TTL/ST	—	Modular Carrier input 1.
	IOCA3	TTL/ST	—	Interrupt-on-change input.
RA4/ANA4/MDCARH ⁽¹⁾ /T0CKI ⁽¹⁾ /	RA4	TTL/ST	CMOS/OD	General purpose I/O.
CCF5 //ICCA4	ANA4	AN	—	ADC Channel A4 input.
	MDCARH ⁽¹⁾	TTL/ST	—	Modular Carrier input 2.
	T0CKI ⁽¹⁾	TTL/ST	—	Timer0 clock input.
	CCP5 ⁽¹⁾	TTL/ST	CMOS/OD	Capture/compare/PWM5 (default input location for capture function).
	IOCA4	TTL/ST	—	Interrupt-on-change input.
Legend: AN = Analog input or outp	ut CMOS =	CMOS co	mpatible input or	Output OD = Open-Drain CMOS levels l^2C = Schmitt Trigger input with l^2C

TTL = TTL compatible input ST

= Schmitt Trigger input with I²C

HV = High Voltage XTAL = Crystal levels

1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx Note pins. Refer to Table 13-1 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 13-3.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

6.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC and Secondary Oscillator).

FIGURE 6-9: FSCM BLOCK DIAGRAM



6.4.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 6-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

6.4.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to the HFINTOSC at 1 MHz clock frequency and sets the bit flag OSFIF of the PIR1 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation, by writing to the NOSC and NDIV bits of the OSCCON1 register.

6.4.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the NOSC and NDIV bits of the OSCCON1 register. When switching to the external oscillator or PLL, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON1. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

TABLE 9-3:	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER
------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON1	—	I	NOSC<2:0>			NDIV<3:0>			
OSCCON2	—	COSC<2:0>			CDIV<3:0>				122
OSCCON3	CSWHOLD	SOSCPWR	_	ORDY	NOSCR	—	—	—	123
PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	109
STATUS	—	_	_	TO	PD	Z	DC	С	38
WDTCON0	—	—	WDTPS<4:0> SEN					166	
WDTCON1	—	V	WDTCS<2:0> — WINDOW<2:0>						166
WDTPSL		PSCNT<7:0>							166
WDTPSH	PSCNT<15:8>							166	
WDTTMR			WDTTM	R<4:0>		STATE	PSCNT	<17:16>	166

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	—	-	FCMEN		CSWEN	—		CLKOUTEN	00
CONFIGT	7:0	_	RSTOSC<2:0>			_	FEXTOSC<2:0>			93

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Upon completion, the RD bit is cleared by hardware.



EXAMPLE 10-1: PFM PROGRAM MEMORY READ

* This cod * memory a PROG_AI * data w: * PROG_DJ	<pre>This code block will read 1 word of program memory at the memory address: PROG_ADDR_HI : PROG_ADDR_LO data will be returned in the variables; PROG_DATA_HI, PROG_DATA_LO</pre>							
BANKSEI	L NVMADRL	; Select Bank for NVMCON registers						
MOVLW	PROG_ADDR_LO	;						
MOVWF	NVMADRL	; Store LSB of address						
MOVLW	PROG_ADDR_HI	;						
MOVWF	NVMADRH	; Store MSB of address						
BCF	NVMCON1, NVMREGS	<pre>; Do not select Configuration Space</pre>						
BSF	NVMCON1, RD	; Initiate read						
MOVF	NVMDATL, W	; Get LSB of word						
MOVWF	PROG_DATA_LO	; Store in user location						
MOVF	NVMDATH, W	; Get MSB of word						
MOVWF	PROG_DATA_HI	; Store in user location						

Image: NVMREGS LWLO FREE WRERR ^(1,2,3) WREN WR ^(4,6,6) RD ⁽⁷⁾ bit 7 Dit 7 Dit 7 Dit 7 Dit 7 Dit 7 Lagend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is uknown -n/n = Value at POR and BOR/Value at all other Resets '' = Bit is set '' 0 = Bit is cleared HC = Bit is cleared by hardware Visition 1 tit 7 Unimplemented: Read as '0' EBit is cleared by hardware Visition 1 bit 7 Unimplemented: Read as '0' EBit is cleared by hardware Visition 2 tit 8 NUMREGS: Configuration Select bit 1 Access EEPROM, Configuration, User ID and Device ID Registers 0 0 A cocess FPM Dit Code Write Latches Only bit When REE = 0: 1 The next WR command writes data or erases Otherwise: The bit is ignored Dif 2 PErforms an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 's) to prepare for writing. 1 Performs an erase operation complete on mally bit 4 FREE: PPM Erase Enable bit Mereframe Arease Co	U-1	0 R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0			
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 LVMLO: Load Write Latches Only bit When REE = 0: 1 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFR Trass Enable bit When NVMREGS:NMANDR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 's) to prepare for writing. 0 = All write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A write operation was operation compiled normally bit 3 WREER: Program/Erase operation with the next WR command; the 32-word pseudo-row containing the indicat by Targam or erase operation compiled normally bi		- NVMREGS	LWLO	FREE	WRERR ^(1,2,3)	WREN	WR ^(4,5,6)	RD ⁽⁷⁾			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR Points to a write-protected address. 0 = The program or erase operation completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR Points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,56) 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a PEPM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a PEPM location: 1 = Initiates aread ta	bit 7		·	•			<u>.</u>	bit 0			
Legend: W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1 = Bit is set 0' = Bit is cleared HC = Bit is cleared by hardware bit 6 NVWREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access FFM bit 5 UWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 When NVMREGS/NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally WREEN: Program/Crase Enor Flag bit (1-3.3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BORValue at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREOS: Configuration, Select bit 1 = Access FEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Enable bit NUMARE Outpot on erase operation completed normally bit 2 WREN: Program/Erase chable bit 1 = Avite operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a EEPROM location: 1 = Inititates an erase/program cycle at the corres	Legend:										
S = Bit can only be set x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The invest WR command updates the write latch for this word within the row; no memory operation is initiate 0 = All write operation is the a PEM location: 1 = Peforma an crase operat	R = Read	dable bit	W = Writable b	it	U = Unimplemer	nted bit, read as	; 'O'				
'1' = Bit is set '0' = Bit is cleared HC = Bit is cleared by hardware bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLC: Load Write Latches Only bit When FREE = 0' 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a HEPRO containc: 1 = A write operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 bit 1 WRE: Write Control bit ^{45,61} When NVMEGS/NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMEGS/NVMADR points to a DEPIM location: 1 = Initiates a read at ddress = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and th bit is cleared when the operation is complete. The bit c	S = Bit ca	an only be set	x = Bit is unkno	own	-n/n = Value at F	OR and BOR/	/alue at all other F	Resets			
bit 7 Unimplemented: Read as '0' bit 6 NVMREGS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command wipdates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS: NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^{11,4,3}) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = Inhibits programming/erase operation completed normally bit 1 Wrex NVMERGS: NVMADR points to a EEPROM location: 1 = A write operation is a erg operation completed normally bit 2 WREN: Program/erase operation is complete and inactive MVMEN RUMADR poinits to a PFM location:	'1' = Bit is	s set	'0' = Bit is clear	red	HC = Bit is clear	ed by hardware	9				
bit 7 Unimplemented: Read as '0' bit 6 NVMRECS: Configuration Select bit 1 = Access EEPROM, Configuration, User ID and Device ID Registers 0 = Access PFM bit 5 UNLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation completed normally bit 4 WREW: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 1 WREN: Program/Erase Enable bit 1 = Allows program/Erase enable bit 1 = Initiates a reade/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a EPEM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and th bit is cleared when the operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷ 0 0 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>											
bit 6 NVMREGS: Configuration, User ID and Device ID Registers 0 = Access FERM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE : PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit(1*.3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allives programming/erase operation 1 = Nitibits programming/erase induced by Table 10.4 0 = NVM program/erase operation is complete and inactive When NVMREG.NVMADR points to a EEPROM location: 1 = Initiates the operation is complete and inactive When NVMREG.NVMADR points to a TEPM location: 1 = Initiates are ad address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete and inactive Otherwise	bit 7	Unimplemen	ted: Read as '0'								
 1 = Access EEPROM, Configuration, User ID and Device ID Registers a Access PFM bit 5 LWLO: Load Write Latches Only bit When FREE = 0: The next WR command updates the write latch for this word within the row; no memory operation is initiate	bit 6	NVMREGS: (Configuration Sele	ct bit							
 bit 5 LWLO: Load Write Latches Only bit When FREE = 0: The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PEM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing.		1 = Access	EEPROM, Configu	uration, User ID	and Device ID Re	gisters					
bit 5 LWLD: Load write Latches Only bit <u>When FREE = ::</u> 1 = The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit <u>When NVMREGS:NVMADR points to a PFM location:</u> 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR : Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = Allows program/Erase Enable bit 1 = Allows program/Erase copies 0 = Inhibits program/ingrasing of program Flash bit 1 bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and											
 The next WR command updates the write latch for this word within the row; no memory operation is initiate 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A liows program/erase cycles 0 = Inhibits program/ing/reasing of program Flash bit 1 WR: Write Control bit^(4,6,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM Program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the it is is cleared when the operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the it is cleared when the operation is complete and inactive	DIT 5	When FRFF	= 0.	ly dit							
 0 = The next WR command writes data or erases Otherwise: The bit is ignored bit 4 FREE: PFM Erase Enable bit When NVIREGS:NVMADR points to a PEM location: Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. a A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = A Allows program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREGN/WADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREGN/WADR points to a PEROM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive		1 = The nex	t WR command up	odates the write	latch for this word	within the row;	no memory opera	ation is initiated.			
bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicat address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = A lows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,6,6) When NVMREG:NVMADR points to a PEPM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PEM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is clear		0 = The nex	t WR command w	rites data or era	ses						
bit 4 FREE: PFM Erase Enable bit When NVMREGS:NVMADR points to a PFM location: 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit(^{1,2,3}) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one when NVMADR points to a write-protected address. 0 = The program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits program/Irase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase operation is complete and inactive When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software.		Otherwise: If	he bit is ignored								
 1 = Performs an erase operation with the next WR command; the 32-word pseudo-row containing the indicate address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase cycles 0 = Inhibits program/erase operation is complete and inactive When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates a read at ddress = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive 	bit 4	FREE: PFM E	Erase Enable bit	inte to a PEM lo	cation:						
address is erased (to all 1s) to prepare for writing. 0 = All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/Erase Enable bit 1 = Allows program/Erase cycles 0 = Inhibits program/Increase operation of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"		1 = Performs	s an erase operati	ion with the nex	t WR command; tl	he 32-word pse	udo-row containir	ng the indicated			
 All write operations have completed normally bit 3 WRERR: Program/Erase Error Flag bit^(1,2,3) This bit is normally set by hardware. A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. The program or erase operation completed normally WREN: Program/Erase Enable bit Allows program/Erase exples Inhibits program/Erase goles Inhibits program/Infrase for program Flash WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: Inhibits program/erase operation is complete and inactive		address	is erased (to all 1	s) to prepare for	writing.			0			
bit 3 WRERR: Program/Erase Error Flag bit ^(1,2,3) This bit is normally set by hardware. 1 = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive 0 = NVM read operation i		0 = All write	operations have o	completed norm	ally						
 I = A write operation was interrupted by a Reset, interrupted unlock sequence, or WR was written to one wh NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete and inactive WVM read operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive WVM read operation is complete and inactive 	bit 3	WRERR: Pro	gram/Erase Error	Flag bit ^(1,2,3)							
NVMADR points to a write-protected address. 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit 1 = Allows program/erase cycles 0 = Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit ^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit may be written to '1' by software; in order to implement test sequences. 4: This bit can only be s		1 = A write c	pperation was inte	vare. rrupted bv a Re	set, interrupted ur	nlock sequence	or WR was writt	en to one while			
 0 = The program or erase operation completed normally bit 2 WREN: Program/Erase Enable bit Allows program/erase cycles Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates the operation indicated by Table 10-4		NVMAD	R points to a write	-protected addr	ess.		,				
 bit 2 WREN: Program/Erase Enable bit = Allows program/erase cycles Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: I = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: I = Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = The prog	gram or erase ope	ration complete	d normally						
 Allows program/erase cycles a Inhibits programming/erasing of program Flash bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 	bit 2	WREN: Prog	ram/Erase Enable	bit							
 bit 1 WR: Write Control bit^(4,5,6) When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"		$\perp = $ Allows p 0 = Inhibits r	orogram/erase cycl programming/eras	ies ing of program l	Flash						
When NVMREG:NVMADR points to a EEPROM location: 1 = Initiates an erase/program cycle at the corresponding EEPROM location 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive When NVMREG:NVMADR points to a PFM location: 1 = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored Bit 0 RD: Read Control bit ⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"	hit 1	WR· Write Co	ontrol hit(4,5,6)	ing of program							
 1 = Initiates an erase/program cycle at the corresponding EEPROM location NVM program/erase operation is complete and inactive <u>When NVMREG:NVMADR points to a PFM location: Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive </u>	bit i	When NVMR	EG:NVMADR poir	nts to a EEPRO	M location:						
 NVM program/erase operation is complete and inactive <u>When NVMREG:NVMADR points to a PFM location</u>: Initiates the operation indicated by Table 10-4 NVM program/erase operation is complete and inactive Otherwise: This bit is ignored Bit Read Control bit⁽⁷⁾ Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). Bit must be cleared by software; hardware will not clear this bit. Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		1 = Initiates	an erase/program	cycle at the co	rresponding EEPR	OM location					
 I = Initiates the operation indicated by Table 10-4 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM pro	ogram/erase opera	ation is complete	e and inactive						
 0 = NVM program/erase operation is complete and inactive Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		1 = Initiates	the operation indi	cated by Table 1	0-4						
 Otherwise: This bit is ignored bit 0 RD: Read Control bit⁽⁷⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM pro	ogram/erase opera	ation is complete	e and inactive						
 bit 0 RD: Read Control bit⁽¹⁾ I = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		Otherwise: Th	his bit is ignored								
 1 = Initiates a read at address = NVMADR1, and loads data to NVMDAT Read takes one instruction cycle and the bit is cleared when the operation is complete. The bit can only be set (not cleared) in software. 0 = NVM read operation is complete and inactive Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	bit 0	RD: Read Co	ntrol bit ⁽⁷⁾								
 Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence". 		⊥ = Initiates bit is cle	a read at address ared when the one	= NVMADR1, a	nd loads data to N ete. The bit can or	VMDAT Read ta	lkes one instruction	on cycle and the			
 Note 1: Bit is undefined while WR = 1 (during the EEPROM write operation it may be '0' or '1'). 2: Bit must be cleared by software; hardware will not clear this bit. 3: Bit may be written to '1' by software in order to implement test sequences. 4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 		0 = NVM rea	ad operation is cor	mplete and inact	tive			0.			
 Bit must be cleared by software; hardware will not clear this bit. Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	Note 1	Rit is undefined wh	ile WR = 1 (during		write operation it n	nav he '0' or '1')				
 Bit may be written to '1' by software in order to implement test sequences. This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence" 	2:	Bit must be cleared	by software; hard	ware will not cle	ear this bit.		1-				
4: This bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence"	3:	Bit may be written t	to '1' by software i	n order to imple	ment test sequend	ces.					
E. Operations are self timed, and the WP bit is cleared by bardware when complete	4:	This bit can only be	is bit can only be set by following the unlock sequence of Section 10.4.2 "NVM Unlock Sequence ".								
 Operations are sen-uned, and the WR bit is cleared by hardware when complete. Once a write operation is initiated, setting this bit to zero will have no effect. 	5:	Operations are set	tion is initiated se	tting this bit to 7	by naroware when	ffect					

REGISTER 10-5: NVMCON1: NONVOLATILE MEMORY CONTROL 1 REGISTER

7: Reading from EEPROM loads only NVMDATL<7:0> (Register 10-1).

12.5 Register Definitions: PORTA

REGISTER 12-2: PORTA: PORTA REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RA7 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RA<7:0>**: PORTA I/O Value bits⁽¹⁾ 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

18.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 18-1) contains Control and Status bits for the following:

- Enable
- Output
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Timer1 output synchronization

The CMxCON1 register (see Register 18-2) contains Control bits for the following:

- Interrupt on positive/negative edge enables
- · Positive input channel selection
- Negative input channel selection

18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

18.2.2 COMPARATOR OUTPUT

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register.

The comparator output can also be routed to an external pin through the RxyPPS register (Register 13-2). The corresponding TRIS bit must be clear to enable the pin as an output.

Note 1: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 18-2 shows the output state versus input conditions, including polarity control.

TABLE 18-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

22.7 Register Definitions: CLC Control

REGISTER 22-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	U-0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
LCxEN	_	LCxOUT	LCxINTP	LCxINTN		LCxMODE<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	LCxEN: Configurable Logic Cell Enable bit								
	 1 = Configurable logic cell is enabled and mixing input signals 0 = Configurable logic cell is disabled and has logic zero output 								
bit 6	Unimplemented: Read as '0'								
bit 5	LCxOUT: Configurable Logic Cell Data Output bit								
	Read-only: logic cell output data, after LCPOL; sampled from CLCxOUT								
bit 4	LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit								
	 1 = CLCxIF will be set when a rising edge occurs on CLCxOUT 0 = CLCxIF will not be set 								
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit								
	1 = CLCxIF will be set when a falling edge occurs on CLCxOUT0 = CLCxIF will not be set								
bit 2-0	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits								
	111 = Cell is 1-input transparent latch with S and R								
	110 = Cell is J-K flip-flop with R								
	101 = Cell is 2-input D flip-flop with R								
	100 = Cell is 1-input D flip-flop with S and R								
	011 = Cell is S-R latch								
	010 = Cell is 4-input AND								
	001 = Cell is OR-XOR								
	000 = Cell is AND-OR								

TABLE 22-4: SUMMARY OF REGISTERS ASSOCIATED WITH CLCx (continued)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
CLC4GLS1	LC4G2D4T	LC4G2D4N	LC4G2D3T	LC4G2D3N	LC4G2D2T LC4G2D2N		LC4G2D1T	LC4G2D1N	331		
CLC4GLS2	LC4G3D4T	LC4G3D4N	LC4G3D3T	LC4G3D3N	LC4G3D2T LC4G3D2N		LC4G3D1T	LC4G3D1N	332		
CLC4GLS3	LC4G4D4T	LC4G4D4N	LC4G4D3T	LC4G4D3N	LC4G4D2T	LC4G4D2T LC4G4D2N		LC4G4D1N	333		
CLCDATA	—	_	—	-	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	334		
CLCIN0PPS	—		_		CLCIN0PPS<4:0>						
CLCIN1PPS	—		_	CLCIN1PPS<4:0>							
CLCIN2PPS	_	_	_	CLCIN2PPS<4:0>							
CLCIN3PPS	_	_	_		(CLCIN3PPS<4:	0>		249		

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the CLCx modules.



FIGURE 25-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



26.11 Register Definitions: Modulation Control

REGISTER 26-1: MDCON0: MODULATION CONTROL REGISTER

R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0		
MDEN	—	MDOUT	MDOPOL		—	_	MDBIT ⁽²⁾		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set	t	'0' = Bit is clea	ared						
bit 7 bit 6 bit 5	bit 7 MDEN: Modulator Module Enable bit 1 = Modulator module is enabled and mixing input signals 0 = Modulator module is disabled and has no output bit 6 Unimplemented: Read as '0'								
bit 4	Displays the o	current output v	alue of the m	odulator modu	le. ⁽¹⁾				
	1 = Modulator output signal is inverted; idle high output 0 = Modulator output signal is not inverted; idle low output								
bit 3-1	Unimplemen	ted: Read as '	0'						
bit 0	MDBIT: Allow	s software to n	nanually set m	nodulation sour	ce input to mod	ule ⁽²⁾			
Note 1: The modulated output frequency can be greater and asynchronous from the clock that updates this register bit, the bit value may not be valid for higher speed modulator or carrier signals.									

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

U-0	U-0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
	—	MDCHPOL	MDCHSYNC			MDCLPOL	MDCLSYNC
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and B	OR/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7-6	Unimplemen	ited: Read as '	0'				
bit 5	MDCHPOL:	Modulator High	Carrier Polarit	y Select bit			
	1 = Selected	l high carrier sig	gnal is inverted				
	0 = Selected	l high carrier sig	gnal is not inve	rted			
bit 4	MDCHSYNC	: Modulator Hig	h Carrier Sync	hronization Er	nable bit		
	1 = Modulato low time	or waits for a fa carrier	alling edge on t	he high time c	arrier signal b	efore allowing	a switch to the
	0 = Modulato	or Output is not	synchronized	to the high-tim	e carrier signa	al(1)	
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	MDCLPOL: N	Modulator Low	Carrier Polarity	Select bit			
	1 = Selected	low carrier sig	nal is inverted				
	0 = Selected	low carrier sig	nal is not inver	ted			
bit 0	MDCLSYNC	: Modulator Lov	v Carrier Synch	nronization En	able bit		
	1 = Modulato high-time	or waits for a fa e carrier	alling edge on t	the low time c	arrier signal b	efore allowing	a switch to the
	0 = Modulato	or Output is not	synchronized	to the low-time	e carrier signal	(1)	

REGISTER 26-2: MDCON1: MODULATION CONTROL REGISTER 1

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.





31.6 I²C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I²C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPxIF, to be set (SSP interrupt, if enabled):

- Start condition detected
- · Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
 - Note 1: The MSSP module, when configured in I²C Master mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
 - 2: Master mode suspends Start/Stop detection when sending the Start/Stop condition by means of the SEN/PEN control bits. The SSPxIF bit is set at the end of the Start/Stop generation when hardware clears the control bit.

31.6.1 I²C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See **Section 31.7** "**Baud Rate Generator**" for more detail.



FIGURE 32-14: TIME OF FLIGHT MODE REPEAT ACQUISITION TIMING DIAGRAM

PIC16(L)F18856/76

32.7 Interrupts

The SMT can trigger an interrupt under three different conditions:

- PW Acquisition Complete
- PR Acquisition Complete
- Counter Period Match

The interrupts are controlled by the PIR and PIE registers of the device.

32.7.1 PW AND PR ACQUISITION INTERRUPTS

The SMT can trigger interrupts whenever it updates the SMTxCPW and SMTxCPR registers, the circumstances for which are dependent on the SMT mode, and are discussed in each mode's specific section. The SMTxCPW interrupt is controlled by SMTxPWAIF and SMTxPWAIE bits in registers PIR8 and PIE8, respectively. The SMTxCPR interrupt is controlled by the SMTxPRAIF and SMTxPRAIF and SMTxPRAIE bits, also located in registers PIR8 and PIE8, respectively.

In synchronous SMT modes, the interrupt trigger is synchronized to the SMTxCLK. In Asynchronous modes, the interrupt trigger is asynchronous. In either mode, once triggered, the interrupt will be synchronized to the CPU clock.

32.7.2 COUNTER PERIOD MATCH INTERRUPT

As described in Section 32.1.2 "Period Match interrupt", the SMT will also interrupt upon SMTxTMR, matching SMTxPR with its period match limit functionality described in Section 32.3 "Halt Operation". The period match interrupt is controlled by SMTxIF and SMTxIE, located in registers PIR8 and PIE8, respectively.





The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TX1STA)
- Receive Status and Control (RC1STA)
- Baud Rate Control (BAUD1CON)

These registers are detailed in Register 33-1, Register 33-2 and Register 33-3, respectively.

The RX input pin is selected with the RXPPS. The CK input is selected with the TXPPS register. TX, CK, and DT output pins are selected with each pin's RxyPPS register. Since the RX input is coupled with the DT output in Synchronous mode, it is the user's responsibility to select the same pin for both of these functions when operating in Synchronous mode. The EUSART control logic will control the data direction drivers automatically.



TABLE 37-7: EXTERNAL CLOCK/OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
ECL Osc	illator								
OS1	F _{ECL}	Clock Frequency	_	_	500	kHz			
OS2	T _{ECL_DC}	Clock Duty Cycle	40		60	%			
ECM Ose	cillator								
OS3	F _{ECM}	Clock Frequency	_	_	8	MHz			
OS4	T _{ECM_DC}	Clock Duty Cycle	40	_	60	%			
ECH Osc	cillator								
OS5	F _{ECH}	Clock Frequency	_	_	32	MHz			
OS6	T _{ECH_DC}	Clock Duty Cycle	40	_	60	%			
LP Oscil	lator								
OS7	F _{LP}	Clock Frequency	_	_	100	kHz	Note 4		
XT Oscil	lator								
OS8	F _{XT}	Clock Frequency	_	_	4	MHz	Note 4		
HS Oscil	llator								
OS9	F _{HS}	Clock Frequency	_	_	20	MHz	Note 4		
System Oscillator									
OS20	F _{OSC}	System Clock Frequency	_	_	32	MHz	(Note 2, Note 3)		
OS21	F _{CY}	Instruction Frequency	_	Fosc/4	_	MHz			
OS22	T _{CY}	Instruction Period	125	1/F _{CY}	_	ns			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

Instruction cycle period (Tcy) equals four times the input oscillator time base period. All specified values are based on Note 1: characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: The system clock frequency (Fosc) is selected by the "main clock switch controls" as described in Section 6.0 "Oscillator Module (with Fail-Safe Clock Monitor)".

3: The system clock frequency (Fosc) must meet the voltage requirements defined in the Section 37.2 "Standard **Operating Conditions**".

4: LP, XT and HS oscillator modes require an appropriate crystal or resonator to be connected to the device. For clocking the device with the external square wave, one of the EC mode selections must be used.





TABLE 37-20: CONFIGURABLE LOGIC CELL (CLC) CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
CLC01*	TCLCIN	CLC input time	_	7	OS17	ns	(Note 1)		
CLC02*	TCLC	CLC module input to output progagation time		24 12		ns ns	VDD = 1.8V VDD > 3.6V		
CLC03*	TCLCOUT	CLC output time Rise Time		OS18			(Note 1)		
		Fall Time		OS19			(Note 1)		
CLC04*	FCLCMAX	CLC maximum switching frequency		32	Fosc	MHz			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Table 37-10 for OS17, OS18 and OS19 rise and fall times.

Note: Unless otherwise noted, VIN = 5V, Fosc = 300 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 38-1: Voh vs. Ioh Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-2: VOL vs. IOL Over Temperature, VDD = 5.0V, PIC16F18856/76 Only.



FIGURE 38-3: VOH vs. IOH Over Temperature, VDD = 3.0V.



FIGURE 38-4: Vol. vs. Iol. Over Temperature, VDD = 3.0V.



FIGURE 38-5: VOH vs. IOH Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.



FIGURE 38-6: VoL vs. IoL Over Temperature, VDD = 1.8V, PIC16LF18856/76 Only.