

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf18876t-i-mv

PIC16(L)F18856/76

Table of Contents

1.0	Device Overview	16
2.0	Enhanced Mid-Range CPU	33
3.0	Memory Organization	35
4.0	Device Configuration	92
5.0	Resets	101
6.0	Oscillator Module (with Fail-Safe Clock Monitor)	110
7.0	Interrupts	129
8.0	Power-Saving Operation Modes	155
9.0	Windowed Watchdog Timer (WWDT)	162
10.0	Nonvolatile Memory (NVM) Control	170
11.0	Cyclic Redundancy Check (CRC) Module	188
12.0	I/O Ports	200
13.0	Peripheral Pin Select (PPS) Module	243
14.0	Peripheral Module Disable	253
15.0	Interrupt-On-Change	260
16.0	Fixed Voltage Reference (FVR)	268
17.0	Temperature Indicator Module	271
18.0	Comparator Module	273
19.0	Pulse-Width Modulation (PWM)	283
20.0	Complementary Waveform Generator (CWG) Module	290
21.0	Zero-Cross Detection (ZCD) Module	314
22.0	Configurable Logic Cell (CLC)	320
23.0	Analog-to-Digital Converter With Computation (ADC2) Module	337
24.0	Numerically Controlled Oscillator (NCO) Module	376
25.0	5-Bit Digital-to-Analog Converter (DAC1) Module	386
26.0	Data Signal Modulator (DSM) Module	391
27.0	Timer0 Module	404
28.0	Timer1/3/5 Module with Gate Control	410
29.0	Timer2/4/6 Module	424
30.0	Capture/Compare/PWM Modules	445
31.0	Master Synchronous Serial Port (MSSP) Modules	458
32.0	Signal Measurement Timer (SMT)	509
33.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	554
34.0	Reference Clock Output Module	582
35.0	In-Circuit Serial Programming™ (ICSP™)	586
36.0	Instruction Set Summary	588
37.0	Electrical Specifications	602
38.0	DC and AC Characteristics Graphs and Charts	632
39.0	Development Support	648
40.0	Packaging Information	652
	Data Sheet Revision History	678

PIC16(L)F18856/76

TABLE 3-12: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (ALL BANKS)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
All Banks											
000h	INDF0									xxxx xxxx	xxxx xxxx
001h	INDF1									xxxx xxxx	xxxx xxxx
002h	PCL									0000 0000	0000 0000
003h	STATUS	—	—	—	TO	PD	Z	DC	C	---1 1000	---q quuu
004h	FSR0L									0000 0000	uuuu uuuu
005h	FSR0H									0000 0000	0000 0000
006h	FSR1L									0000 0000	uuuu uuuu
007h	FSR1H									0000 0000	0000 0000
008h	BSR	—	—	—	BSR4	BSR3	BSR2	BSR1	BSR0	---0 0000	---0 0000
009h	WREG									0000 0000	uuuu uuuu
00Ah	PCLATH	—								-000 0000	-000 0000
00Bh	INTCON	GIE	PEIE	—	—	—	—	—	INTEDG	00-- ---1	00-- ---1

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: These Registers can be accessed from any bank

TABLE 3-13: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-31 (CONTINUED)

Address	Name	PIC16(L)F18856	PIC16(L)F18876	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 29 (Continued)													
EBAh	MDSRCPPS			—	—	—		MDSRCPPS<4:0>		---0 0101	---u uuuu		
EBBh	CLCIN0PPS			—	—	—		CLCIN0PPS<4:0>		---0 0000	---u uuuu		
EBCh	CLCIN1PPS			—	—	—		CLCIN1PPS<4:0>		---0 0001	---u uuuu		
EBDh	CLCIN2PPS			—	—	—		CLCIN2PPS<4:0>		---0 1110	---u uuuu		
EBeh	CLCIN3PPS			—	—	—		CLCIN3PPS<4:0>		---0 1111	---u uuuu		
EBFh		—	—					Unimplemented		—	—		
EC0h		—	—					Unimplemented		—	—		
EC1h		—	—					Unimplemented		—	—		
EC2h		—	—					Unimplemented		—	—		
EC3h	ADCACTPPS			—	—	—		ADCACTPPS<4:0>		---0 1100	---u uuuu		
EC4h		—	—					Unimplemented		—	—		
EC5h	SSP1CLKPPS			—	—	—		SSP1CLKPPS<4:0>		---1 0011	---u uuuu		
EC6h	SSP1DATPPS			—	—	—		SSP1DATPPS<4:0>		---1 0100	---u uuuu		
EC7h	SSP1SSPPS			—	—	—		SSP1SSPPS<4:0>		---0 0101	---u uuuu		
EC8h	SSP2CLKPPS			—	—	—		SSP2CLKPPS<4:0>		---0 1001	---u uuuu		
EC9h	SSP2DATPPS			—	—	—		SSP2DATPPS<4:0>		---0 0010	---u uuuu		
ECAh	SSP2SSPPS			—	—	—		SSP2SSPPS<4:0>		---0 1000	---u uuuu		
ECBh	RXPPS			—	—	—		RXPPS<4:0>		---1 0111	---u uuuu		
ECCh	TXPPS			—	—	—		TXPPS<4:0>		---1 0110	---u uuuu		
ECDh to EEFh		—	—					Unimplemented		—	—		

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

Note 1: Register present on PIC16F18855/75 devices only.


2: Unimplemented, read as '1'.

PIC16(L)F18856/76

6.4.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. Therefore, the device will always be executing code while the OST is operating.

FIGURE 6-10: FSCM TIMING DIAGRAM



PIC16(L)F18856/76

TABLE 6-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON1	—	NOSC<2:0>			NDIV<3:0>					122
OSCCON2	—	COSC<2:0>			CDIV<3:0>					122
OSCCON3	CWSHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—	123	
OSCFRQ	—	—	—	—	HFFRQ<2:0>					126
OSCSTAT	EXTOR	HFOR	MFOR	LFOR	SOR	ADOR	—	PLL	124	
OSCTUNE	—	—	HFTUN<5:0>						127	
OSCEN	EXTOEN	HFOEN	MFOEN	LFOEN	SOSCEN	ADOEN	—	—	125	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.


TABLE 6-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -7	Bit -6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	—	—	FCMEN	—	CSWEN	—	—	CLKOUTEN	93
	7:0	—	RSTOSC<2:0>			—	FEXTOSC<2:0>			

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

PIC16(L)F18856/76

FIGURE 7-3: INT PIN INTERRUPT TIMING



7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the *SLEEP* instruction. The instruction directly after the *SLEEP* instruction will always be executed before branching to the ISR. Refer to **Section 8.0** “Power-Saving Operation Modes” for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the PIE0 register. The INTEDG bit of the INTCON register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the PIR0 register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for $\overline{\text{TO}}$ and $\overline{\text{PD}}$)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

PIC16(L)F18856/76

8.3 Register Definitions: Voltage Regulator and DOZE Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1
—	—	—	—	—	—	VREGPM	Reserved
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-2 **Unimplemented:** Read as '0'

bit 1 **VREGPM:** Voltage Regulator Power Mode Selection bit

1 = Low-Power Sleep mode enabled in Sleep⁽²⁾

Draws lowest current in Sleep, slower wake-up

0 = Normal Power mode enabled in Sleep⁽²⁾

Draws higher current in Sleep, faster wake-up

bit 0 **Reserved:** Read as '1'. Maintain this bit set.

Note 1: PIC16F18855/75 only.

2: See **Section 37.0 "Electrical Specifications"**.

PIC16(L)F18856/76

TABLE 9-3: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page						
OSCCON1	—	NOSC<2:0>			NDIV<3:0>					122					
OSCCON2	—	COSC<2:0>			CDIV<3:0>					122					
OSCCON3	CSWHOLD	SOSCPWR	—	ORDY	NOSCR	—	—	—	123						
PCON0	STKOVF	STKUNF	WDTWV	RWDT	RMCLR	RI	POR	BOR	109						
STATUS	—	—	—	TO	PD	Z	DC	C	38						
WDTCON0	—	—	WDTPS<4:0>					SEN	166						
WDTCON1	—	WDTCS<2:0>			—	WINDOW<2:0>			166						
WDTPSL	PSCNT<7:0>								166						
WDTPSH	PSCNT<15:8>								166						
WDTTMR	—	WDTTMR<4:0>				STATE	PSCNT<17:16>		166						

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -7	Bit -6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	—	—	FCMEN	—	CSWEN	—	—	CLKOUTEN	93
	7:0	—	RSTOSC<2:0>			—	FEXTOSC<2:0>			

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

PIC16(L)F18856/76

REGISTER 12-36: WPUD: WEAK PULL-UP PORTD REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUD7 | WPUD6 | WPUD5 | WPUD4 | WPUD3 | WPUD2 | WPUD1 | WPUD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0 **WPUD<7:0>**: WPUD I/O Value bits⁽¹⁾

1 = Port pin is \geq VIH

0 = Port pin is \leq VIL

Note 1: The weak pull-up device is automatically disabled if the pin is configured as an output.

REGISTER 12-37: ODCOND: PORTD OPEN-DRAIN CONTROL REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ODCD7 | ODCD6 | ODCD5 | ODCD4 | ODCD3 | ODCD2 | ODCD1 | ODCD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-0 **ODCD<7:0>**: ODCD I/O Value bits

1 = Port pin is \geq VIH

0 = Port pin is \leq VIL

PIC16(L)F18856/76

12.15 Register Definitions: PORTE (PIC16(L)F18876)

REGISTER 12-45: PORTE: PORTE REGISTER

U-0	U-0	U-0	U-0	R-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	RE3	RE2	RE1	RE0
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 **RE<3:0>:** PORTE Input Pin bit

1 = Port pin is > VIH

0 = Port pin is < VIL

Note 1: Writes to RE<2:0> are actually written to the corresponding LATE register. Reads from the PORTE register is the return of actual I/O pin values.

REGISTER 12-46: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 ⁽¹⁾	R/W-x/u	R/W-x/u	R/W-x/u
—	—	—	—	—	TRISE2	TRISE1	TRISE0
bit 7	bit 0						

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

bit 7-4 **Unimplemented:** Read as '0'

bit 3 **Unimplemented:** Read as '1'

bit 2-0 **TRISE<2:0>:** TRISE I/O Value bits⁽²⁾

1 = Port pin is \geq VIH

0 = Port pin is \leq VIL

Note 1: Unimplemented, read as '1'.

PIC16(L)F18856/76

FIGURE 26-5: CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)






FIGURE 26-6: FULL SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 1)



PIC16(L)F18856/76

FIGURE 28-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 28-3: TIMER1 GATE ENABLE MODE





FIGURE 32-11: WINDOWED MEASURE MODE SINGLE ACQUISITION TIMING DIAGRAM



PIC16(L)F18856/76

TABLE 33-3: BAUD RATE FORMULAS

Configuration Bits			BRG/EUSART Mode	Baud Rate Formula
SYNC	BRG16	BRGH		
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	0	16-bit/Asynchronous	
0	1	1	16-bit/Asynchronous	Fosc/[4 (n+1)]
1	0	x	8-bit/Synchronous	
1	1	x	16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGH, SPBRGL register pair.

TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES

BAUD RATE	SYNC = 0, BRGH = 0, BRG16 = 0											
	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	—	—	—	—	—	—	—	—	—	—
1200	—	—	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	—	—	57.60k	0.00	7	57.60k	0.00	2
115.2k	—	—	—	—	—	—	—	—	—	—	—	—

BAUD RATE	SYNC = 0, BRGH = 0, BRG16 = 0											
	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	—	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	—	—	—	9600	0.00	5	—	—	—
10417	10417	0.00	11	10417	0.00	5	—	—	—	—	—	—
19.2k	—	—	—	—	—	—	19.20k	0.00	2	—	—	—
57.6k	—	—	—	—	—	—	57.60k	0.00	0	—	—	—
115.2k	—	—	—	—	—	—	—	—	—	—	—	—

PIC16(L)F18856/76

FIGURE 37-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING






FIGURE 37-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



PIC16(L)F18856/76

FIGURE 37-11: ADC CONVERSION TIMING (ADC CLOCK FRC-BASED)



PIC16(L)F18856/76

Note: Unless otherwise noted, $V_{IN} = 5V$, $F_{OSC} = 300\text{ kHz}$, $C_{IN} = 0.1\text{ }\mu\text{F}$, $T_A = 25^\circ\text{C}$.




FIGURE 38-13: Brown-Out Reset Voltage, Trip Point ($BORV = 0.1$).




FIGURE 38-16: Brown-Out Reset Hysteresis, Trip Point ($BORV = 1x$).




FIGURE 38-14: Brown-Out Reset Hysteresis, Trip Point ($BORV = 0.1$).




FIGURE 38-17: Brown-Out Reset Voltage, Trip Point ($BORV = 11$).




FIGURE 38-15: Brown-Out Reset Voltage, Trip Point ($BORV = 1x$).





FIGURE 38-18: Brown-Out Reset Hysteresis, Trip Point ($BORV = 11$), PIC16LF18856/76 Only.

PIC16(L)F18856/76

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch		E 0.65 BSC		
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

PIC16(L)F18856/76

28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing C04-152A Sheet 1 of 2