

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

## Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XFI

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE
RAM Controllers	DDR2, DDR3
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	-
Package / Case	1023-BFBGA, FCBGA
Supplier Device Package	1023-FCBGA (33x33)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8572clvtauld

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Supports fully nested interrupt delivery
- Interrupts can be routed to external pin for external processing.
- Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
- Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, SSL/TLS, SRTP, 802.16e, and 3GPP
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Dynamic assignment of crypto-execution units through an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - PKEU—public key execution unit
    - RSA and Diffie-Hellman; programmable field size up to 4096 bits
    - Elliptic curve cryptography with F<sub>2</sub>m and F(p) modes and programmable field size up to 1023 bits
  - DEU—Data Encryption Standard execution unit
    - DES, 3DES
    - Two key (K1, K2, K1) or three key (K1, K2, K3)
    - ECB, CBC and OFB-64 modes for both DES and 3DES
  - AESU—Advanced Encryption Standard unit
    - Implements the Rijndael symmetric key cipher
    - ECB, CBC, CTR, CCM, GCM, CMAC, OFB-128, CFB-128, and LRW modes
    - 128-, 192-, and 256-bit key lengths
  - AFEU—ARC four execution unit
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - MDEU—message digest execution unit
    - SHA-1 with 160-bit message digest
    - SHA-2 (SHA-256, SHA-384, SHA-512)
    - MD5 with 128-bit message digest
    - HMAC with all algorithms
  - KEU—Kasumi execution unit
    - Implements F8 algorithm for encryption and F9 algorithm for integrity checking
    - Also supports A5/3 and GEA-3 algorithms
  - RNG—random number generator
  - XOR engine for parity checking in RAID storage applications
  - CRC execution unit
    - CRC-32 and CRC-32C
- Pattern Matching Engine with DEFLATE decompression



Overview

- Ability to launch DMA from single write transaction
- Serial RapidIO interface unit
  - Supports RapidIO Interconnect Specification, Revision 1.2
  - Both 1x and 4x LP-serial link interfaces
  - Long- and short-haul electricals with selectable pre-compensation
  - Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
  - Auto-detection of 1x- and 4x-mode operation during port initialization
  - Link initialization and synchronization
  - Large and small size transport information field support selectable at initialization time
  - 34-bit addressing
  - Up to 256 bytes data payload
  - All transaction flows and priorities
  - Atomic set/clr/inc/dec for read-modify-write operations
  - Generation of IO\_READ\_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
  - Receiver-controlled flow control
  - Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
  - Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
  - Hardware recovery only
  - Register support is not required for software-mediated error recovery.
  - Accept-all mode of operation for fail-over support
  - Support for RapidIO error injection
  - Internal LP-serial and application interface-level loopback modes
  - Memory and PHY BIST for at-speed production test
- RapidIO–compliant message unit
  - 4 Kbytes of payload per message
  - Up to sixteen 256-byte segments per message
  - Two inbound data message structures within the inbox
  - Capable of receiving three letters at any mailbox
  - Two outbound data message structures within the outbox
  - Capable of sending three letters simultaneously
  - Single segment multicast to up to 32 devIDs
  - Chaining and direct modes in the outbox
  - Single inbound doorbell message structure
  - Facility to accept port-write messages



Table 14 provides the current draw characteristics for  $MV_{REF}n$ .

Parameter / Condition		Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub> n	DDR2 SDRAM	I <sub>MVREF</sub> n	—	1500	μA	1
	DDR3 SDRAM			1250		

Table 14. Current Draw Characteristics for MV<sub>REF</sub> n

1. The voltage regulator for MV<sub>RFF</sub>n must be able to supply up to 1500 μA or 1250 uA current for DDR2 or DDR3, respectively.

# 6.2 DDR2 and DDR3 SDRAM Interface AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that although the minimum data rate for most off-the-shelf DDR3 DIMMs available is 800 MHz, JEDEC specification does allow the DDR3 to run at the data rate as low as 606 MHz. Unless otherwise specified, the AC timing specifications described in this section for DDR3 is applicable for data rate between 606 MHz and 800 MHz, as long as the DC and AC specifications of the DDR3 memory to be used are compliant to both JEDEC specifications as well as the specifications and requirements described in this MPC8572E hardware specifications document.

## 6.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

Table 15, Table 16, and Table 17 provide the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

# Table 15. DDR2 SDRAM Interface Input AC Timing Specifications for 1.8-V Interface At recommended operating conditions with $GV_{DD}$ of 1.8 V ± 5%

Paramet	er	Symbol	Min	Мах	Unit	Notes
AC input low voltage	>=667 MHz	V <sub>ILAC</sub>	—	$MV_{REF}n - 0.20$	V	—
	<= 533 MHz		—	MV <sub>REF</sub> <i>n</i> -0.25		
AC input high voltage	>=667 MHz	V <sub>IHAC</sub>	$MV_{REF}n + 0.20$	—	V	—
_	<= 533 MHz		$MV_{REF}n + 0.25$	—		

## Table 16. DDR3 SDRAM Interface Input AC Timing Specifications for 1.5-V Interface

At recommended operating conditions with GV<sub>DD</sub> of 1.5 V ± 5%. DDR3 data rate is between 606 MHz and 800 MHz.

Parameter	Symbol	Min	Max	Unit	Notes
AC input low voltage	V <sub>ILAC</sub>	—	MV <sub>REF</sub> <i>n</i> – 0.175	V	—
AC input high voltage	V <sub>IHAC</sub>	$MV_{REF}n + 0.175$	_	V	_

# NP

#### DDR2 and DDR3 SDRAM Controller

Table 18. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)

At recommended operating conditions with  $GV_{DD}$  of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
533 MHz		538	—		
400 MHz		700	—		
MDQS preamble start	t <sub>DDKHMP</sub>			ns	6
800 MHz		-0.5 × t <sub>MCK</sub> - 0.375	−0.5 × t <sub>MCK</sub> +0.375		
<= 667 MHz		$-0.5\times t_{MCK}-0.6$	$-0.5  imes t_{MCK}$ +0.6		
MDQS epilogue end	t <sub>DDKHME</sub>			ns	6
800 MHz		-0.375	0.375		
<= 667 MHz	t <sub>DDKHME</sub>	-0.6	0.6	ns	6

Note:

1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub>

(reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.

2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.

3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS.

4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the MDQS override bits (called WR\_DATA\_DELAY) in the TIMING\_CFG\_2 register. This typically be set to the same delay as in DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8572E PowerQUICC<sup>TM</sup> III Integrated Host Processor Family Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.

 Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC (MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.

6. All outputs are referenced to the rising edge of MCK[n] at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in note 1.

## NOTE

For the ADDR/CMD setup and hold specifications in Table 18, it is assumed that the clock control register is set to adjust the memory clocks by 1/2 applied cycle.



Table 25. FIFO Mode Transmit AC Timing Specification (continued)

At recommended operating conditions with LV\_{DD}/TV\_{DD} of 2.5V  $\pm\,5\%$ 

Parameter/Condition	Symbol	Min	Тур	Мах	Unit
TX_CLK, GTX_CLK peak-to-peak jitter	t <sub>FITJ</sub>	—	_	250	ps
Rise time TX_CLK (20%–80%)	t <sub>FITR</sub>	—	_	0.75	ns
Fall time TX_CLK (80%–20%)	t <sub>FITF</sub>	—	_	0.75	ns
FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK	t <sub>FITDV</sub>	2.0	_	_	ns
GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time	t <sub>FITDX</sub>	0.5	_	3.0	ns

Notes:

1. The minimum cycle period (or maximum frequency) of the TX\_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. Refer to Section 4.5, "Platform to eTSEC FIFO Restrictions," for more detailed description.

## Table 26. FIFO Mode Receive AC Timing Specification

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 2.5V ± 5%

Parameter/Condition	Symbol	Min	Тур	Мах	Unit
RX_CLK clock period <sup>1</sup>	t <sub>FIR</sub>	5.3	8.0	100	ns
RX_CLK duty cycle	t <sub>FIRH</sub> /t <sub>FIR</sub>	45	50	55	%
RX_CLK peak-to-peak jitter	t <sub>FIRJ</sub>	—	—	250	ps
Rise time RX_CLK (20%–80%)	t <sub>FIRR</sub>	—	—	0.75	ns
Fall time RX_CLK (80%–20%)	t <sub>FIRF</sub>	—	—	0.75	ns
RXD[7:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>FIRDV</sub>	1.5	—	—	ns
RXD[7:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>FIRDX</sub>	0.5	—	—	ns

1. The minimum cycle period (or maximum frequency) of the RX\_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. Refer to Section 4.5, "Platform to eTSEC FIFO Restrictions," for more detailed description.

Figure 7 and Figure 8 show the FIFO timing diagrams.



Figure 7. FIFO Transmit AC Timing Diagram

Ethernet: Enhanced Three-Speed Ethernet (eTSEC)



Figure 8. FIFO Receive AC Timing Diagram

## 8.2.2 GMII AC Timing Specifications

This section describes the GMII transmit and receive AC timing specifications.

## 8.2.2.1 GMII Transmit AC Timing Specifications

Table 27 provides the GMII transmit AC timing specifications.

## Table 27. GMII Transmit AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 2.5/ 3.3 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Max	Unit
GMII data TXD[7:0], TX_ER, TX_EN setup time	t <sub>GTKHDV</sub>	2.5	—	_	ns
GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay	<sup>t</sup> GTKHDX	0.5	—	5.0	ns
GTX_CLK data clock rise time (20%-80%)	t <sub>GTXR</sub> <sup>2</sup>	—	—	1.0	ns
GTX_CLK data clock fall time (80%-20%)	t <sub>GTXF</sub> 2	—	—	1.0	ns

## Notes:

1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>GTKHDV</sub> symbolizes GMII transmit timing (GT) with respect to the t<sub>GTX</sub> clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the valid state (V) to state or setup time. Also, t<sub>GTKHDX</sub> symbolizes GMII transmit timing (GT) with respect to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>GTX</sub> represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

2. Guaranteed by design.



Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

## 8.3.3 SGMII Transmitter and Receiver DC Electrical Characteristics

Table 38 and Table 39 describe the SGMII SerDes transmitter and receiver AC-Coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD2\_TX[n] and SD2\_TX[n]) as depicted in Figure 23.

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage	$\rm XV_{DD\_SRDS2}$	1.045	1.1	1.155	V	—
Output high voltage	VOH	_	_	XV <sub>DD_SRDS2-Typ</sub> /2 +  V <sub>OD</sub>   <sub>-max</sub> /2	mV	1
Output low voltage	VOL	XV <sub>DD_SRDS2-Typ</sub> /2 -  V <sub>OD</sub>   <sub>-max</sub> /2	—	—	mV	1
Output ringing	V <sub>RING</sub>	_	—	10	%	—
		359	550	791		Equalization setting: 1.0x
		329	505	725		Equalization setting: 1.09x
Output differential voltage <sup>2, 3, 5</sup>	V <sub>OD</sub>	299	458	659	m∨	Equalization setting: 1.2x
		270	414	594		Equalization setting: 1.33x
		239	367	527		Equalization setting: 1.5x
		210	322	462		Equalization setting: 1.71x
		180	275	395		Equalization setting: 2.0x
Output offset voltage	V <sub>OS</sub>	473	550	628	mV	1, 4
Output impedance (single-ended)	R <sub>O</sub>	40	_	60	Ω	—
Mismatch in a pair	$\Delta R_{O}$	_	_	10	%	—
Change in V <sub>OD</sub> between "0" and "1"	$\Delta  V_{OD} $			25	mV	

## Table 38. SGMII DC Transmitter Electrical Characteristics



### Local Bus Controller (eLBC)

Figure 30 through Figure 35 show the local bus signals.



Figure 30. Local Bus Signals, Non-Special Signals Only (PLL Enabled)

Table 52 describes the general timing parameters of the local bus interface at  $BV_{DD} = 3.3 \text{ V DC}$  with PLL disabled.

## Table 52. Local Bus General Timing Parameters—PLL Bypassed

At recommended operating conditions with  $\mathsf{BV}_{\mathsf{DD}}$  of 3.3 V ± 5%

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
Local bus cycle time	t <sub>LBK</sub>	12		ns	2
Local bus duty cycle	t <sub>LBKH</sub> /t <sub>LBK</sub>	43	57	%	—
Internal launch/capture clock to LCLK delay	t <sub>LBKHKT</sub>	2.3	4.0	ns	
Input setup to local bus clock (except LGTA/LUPWAIT)	t <sub>LBIVKH1</sub>	5.8	—	ns	4, 5
LGTA/LUPWAIT input setup to local bus clock	t <sub>LBIVKL2</sub>	5.7	—	ns	4, 5
Input hold from local bus clock (except LGTA/LUPWAIT)	t <sub>LBIXKH1</sub>	-1.3	_	ns	4, 5



At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 5%. All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 2).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
Capacitive load for each bus line	Cb	—	400	pF

#### Notes:

NXP Semiconductors

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the STOP condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.</sub>
- 2. As a transmitter, the MPC8572E provides a delay time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP condition. When the MPC8572E acts as the I2C bus master while transmitting, the MPC8572E drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8572E would not cause unintended generation of START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the MPC8572E as transmitter, application note AN2919 referred to in note 4 below is recommended.
- 3. The maximum t<sub>I2OVKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4. The requirements for I<sup>2</sup>C frequency calculation must be followed. Refer to Freescale application note AN2919, *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL*.

Figure 40 provides the AC test load for the  $I^2C$ .



Figure 40. I<sup>2</sup>C AC Test Load

Figure 41 shows the AC timing diagram for the  $I^2C$  bus.



Figure 41. I<sup>2</sup>C Bus AC Timing Diagram



Figure 49 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Because LVDS clock driver's common mode voltage is higher than the MPC8572E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features  $50-\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



Figure 49. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

Figure 50 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Because LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with MPC8572E SerDes reference clock input's DC requirement, AC-coupling must be used. Figure 50 assumes that the LVPECL clock driver's output impedance is  $50\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from  $140\Omega$  to  $240\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's  $50-\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8572E SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires R2 =  $25\Omega$ . Consult



PCI Express

Table 62. Differential Transmitter	(TX) Output Specifications
------------------------------------	----------------------------

Symbol	Parameter	Min	Nominal	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
V <sub>TX-DIFFp-p</sub>	Differential Peak-to-Peak Output Voltage	0.8	—	1.2	V	$V_{TX-DIFFp-p} = 2^*  V_{TX-D+} - V_{TX-D-} $ See Note 2.
V <sub>TX-DE-RATIO</sub>	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.
T <sub>TX-EYE</sub>	Minimum TX Eye Width	0.70	—	—	UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
T <sub>TX-EYE-MEDIAN-to-</sub> MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.		_	0.15	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>	D+/D- TX Output Rise/Fall Time	0.125	—	—	UI	See Notes 2 and 5
V <sub>TX-CM-ACp</sub>	RMS AC Peak Common Mode Output Voltage	_	—	20	mV	
V <sub>TX-CM-DC-ACTIVE-</sub> IDLE-DELTA	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0	_	100	mV	$\label{eq:logical_state} \begin{array}{l}  V_{TX}\text{-}CM\text{-}DC (during L0) - V_{TX}\text{-}CM\text{-}Idle\text{-}DC (During Electrical Idle)}  <= 100 \text{ mV} \\ V_{TX}\text{-}CM\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \text{ [L0]} \\ V_{TX}\text{-}CM\text{-}Idle\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \\ \text{[Electrical Idle]} \\ \text{See Note 2.} \end{array}$
V <sub>TX-CM</sub> -DC-LINE-DELTA	Absolute Delta of DC Common Mode between D+ and D–	0	_	25	mV	$\begin{split}  V_{\text{TX-CM-DC-D+}} - V_{\text{TX-CM-DC-D-}}  &<= 25 \text{ mV} \\ V_{\text{TX-CM-DC-D+}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D+}}  \\ V_{\text{TX-CM-DC-D-}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D-}}  \\ \text{See Note 2.} \end{split}$
V <sub>TX-IDLE</sub> -DIFFp	Electrical Idle differential Peak Output Voltage	0	—	20	mV	$V_{TX-IDLE-DIFFp} =  V_{TX-IDLE-D+} - V_{TX-IDLE-D-}  \le 20$ mV See Note 2.
V <sub>TX-RCV-DETECT</sub>	The amount of voltage change allowed during Receiver Detection			600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6.



## 16.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 57.

## NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 57. Compliance Test/Measurement Load

# 17 Serial RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8572E for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitters (short run and long run) and a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that accepts signals from both the short run and long run transmitter specifications.

The short run transmitter should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of +/-100 ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.



Serial RapidIO

Characteristic	Symbol	Ra	nge	Unit	Notos	
	Symbol	Min	Мах	Unit	Notes	
Differential Input Voltage	V <sub>IN</sub>	200	1600	mV p-p	Measured at receiver	
Deterministic Jitter Tolerance	J <sub>D</sub>	0.37	—	UI p-p	Measured at receiver	
Combined Deterministic and Random Jitter Tolerance	J <sub>DR</sub>	0.55	—	UI p-p	Measured at receiver	
Total Jitter Tolerance <sup>1</sup>	J <sub>T</sub>	0.65	_	UI p-p	Measured at receiver	
Multiple Input Skew	S <sub>MI</sub>	_	22	ns	Skew at the receiver input between lanes of a multilane link	
Bit Error Rate	BER	—	10 <sup>-12</sup>	—	—	
Unit Interval	UI	320	320	ps	+/- 100 ppm	

## Table 74. Receiver AC Timing Specifications—3.125 GBaud

## Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 59. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.



Serial RapidIO



Figure 60. Receiver Input Compliance Mask

Table 75.	Receiver Ir	nput Compliance	Mask Parameters	Exclusive of	of Sinusoidal Jitte
14010 101		iput eeinpiianee	maon i aramotoro		

Receiver Type	V <sub>DIFF</sub> min (mV)	V <sub>DIFF</sub> max (mV)	A (UI)	B (UI)	
1.25 GBaud	100	800	0.275	0.400	
2.5 GBaud	100	800	0.275	0.400	
3.125 GBaud	100	800	0.275	0.400	

# 17.8 Measurement and Test Requirements

Because the LP-Serial electrical specification are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002, the measurement and test requirements defined here are similarly guided by Clause 47. Additionally, the CJPAT test pattern defined in Annex 48A of IEEE 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

# 17.8.1 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for template measurements is the Continuous Jitter Test Pattern (CJPAT) defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial



# 18.2 Mechanical Dimensions of the MPC8572E FC-PBGA

Figure 61 shows the mechanical dimensions of the MPC8572E FC-PBGA package with full lid.



Figure 61. Mechanical Dimensions of the MPC8572E FC-PBGA with Full Lid

## NOTES:

- 1. All dimensions are in millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M-1994.
- 3. All dimensions are symmetric across the package center lines unless dimensioned otherwise.
- 4. Maximum solder ball diameter measured parallel to datum A.



Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
D1_MCAS	Column Address Strobe	AC9	0	GV <sub>DD</sub>	
D1_MRAS	Row Address Strobe	AB12	0	GV <sub>DD</sub>	
D1_MCKE[0:3]	Clock Enable	M8, L9, T9, N8	0	GV <sub>DD</sub>	11
D1_MCS[0:3]	Chip Select	AB9, AF10, AB11, AE11	0	GV <sub>DD</sub>	_
D1_MCK[0:5]	Clock	V7, E13, AH11, Y9, F14, AG10	0	GV <sub>DD</sub>	
D1_MCK[0:5]	Clock Complements	Y10, E12, AH12, AA11, F13, AG11	0	GV <sub>DD</sub>	
D1_MODT[0:3]	3] On Die Termination A ¢		0	GV <sub>DD</sub>	_
D1_MDIC[0:1]	Driver Impedance Calibration	E15, G14	I/O	GV <sub>DD</sub>	25
	DDR SDRAM Mem	ory Interface 2		•	
D2_MDQ[0:63]	Data	A6, B7, C5, D5, A7, C8, D8, D6, C4, A3, D3, D2, B4, A4, B1, C1, E3, E1, G2, G6, D1, E4, G5, G3, J4, J2, P4, R5, H3, H1, N5, N3, Y6, Y4, AC3, AD2, V5, W5, AB2, AB3, AD5, AE3, AF6, AG7, AC4, AD4, AF4, AF7, AH5, AJ1, AL2, AM3, AH3, AH6, AM1, AL3, AK5, AL5, AJ7, AK7, AK4, AM4, AL6, AM7	I/O	GV <sub>DD</sub>	_
D2_MECC[0:7]	Error Correcting Code	J5, H7, L7, N6, H4, H6, M4, M5	I/O	GV <sub>DD</sub>	
D2_MAPAR_ERR	Address Parity Error	N1	Ι	GV <sub>DD</sub>	
D2_MAPAR_OUT	Address Parity Out	W2	0	GV <sub>DD</sub>	
D2_MDM[0:8]	Data Mask	A5, B3, F4, J1, AA4, AE5, AK1, AM5, K5	0	GV <sub>DD</sub>	
D2_MDQS[0:8]	Data Strobe	B6, C2, F5, L4, AB5, AF3, AL1, AM6, L6	I/O	GV <sub>DD</sub>	_
D2_MDQS[0:8]	Data Strobe	C7, A2, F2, K3, AA5, AE6, AK2, AJ6, K6	I/O	GV <sub>DD</sub>	—
D2_MA[0:15]	Address	W1, U4, U3, T1, T2, T3, R1, R2, T5, R4, Y3, P1, N2, AF1, M2, M1	0	GV <sub>DD</sub>	_

## Table 76. MPC8572E Pinout Listing (continued)



Table 76. MPC8572E Pinout Listing (continued)
---

Signal	Signal Signal Name		Pin Type	Power Supply	Notes				
MSRCID[0:1]	Memory Debug Source Port ID	U27, T29	0	OV <sub>DD</sub>	5, 9, 30				
MSRCID[2:4]	Memory Debug Source Port ID	U28, W24, W28	0	OV <sub>DD</sub>	21				
MDVAL	Memory Debug Data Valid	V26	0	OV <sub>DD</sub>	2, 21				
CLK_OUT	Clock Out	U32	0	OV <sub>DD</sub>	11				
	Clock								
RTC	Real Time Clock	V25	I	OV <sub>DD</sub>	—				
SYSCLK	System Clock	Y32	I	OV <sub>DD</sub>	_				
DDRCLK	DDR Clock	AA29	I	OV <sub>DD</sub>	31				
	JTAG								
тск	Test Clock	T28	I	OV <sub>DD</sub>					
TDI	Test Data In	T27	I	OV <sub>DD</sub>	12				
TDO	Test Data Out	T26	0	OV <sub>DD</sub>	—				
TMS	Test Mode Select	U26	I	OV <sub>DD</sub>	12				
TRST	Test Reset	AA32	I	OV <sub>DD</sub>	12				
	DFT								
L1_TSTCLK	L1 Test Clock	V32	I	OV <sub>DD</sub>	18				
L2_TSTCLK	L2 Test Clock	V31	I	OV <sub>DD</sub>	18				
LSSD_MODE	LSSD Mode	N24	I	OV <sub>DD</sub>	18				
TEST_SEL	Test Select 0	K28	I	OV <sub>DD</sub>	18				
	Power Management								
ASLEEP	Asleep	P28	0	OV <sub>DD</sub>	9, 15, 21				



**Package Description** 

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
N/C	No Connection	A16, A20, B16, B17, B19, B20, C17, C18, C19, D28, R31, T17, V23, W23, Y22, Y23, Y24, AA24, AB24, AC24, AC26, AC27, AC29, AD31, AE29, AJ25, AK28, AL31, AM21	_		17

## Table 76. MPC8572E Pinout Listing (continued)

#### Note:

- 1. All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA\_REQ2 is listed only once in the local bus controller section, and is not mentioned in the DMA section even though the pin also functions as DMA\_REQ2.
- 2. Recommend a weak pull-up resistor (2–10 K $\Omega$ ) be placed on this pin to OVDD.
- 4. This pin is an open drain signal.
- 5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-kO pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
- 6. Treat these pins as no connects (NC) unless using debug address functionality.
- 7. The value of LA[29:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See Section 19.2, "CCB/SYSCLK PLL Ratio."
- 8. The value of LALE, LGPL2 and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-kΩ pull-up or pull-down resistors. See the Section 19.3, "e500 Core PLL Ratio."
- 9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin therefore be described as an I/O for boundary scan.
- 10. If this pin is configured for local bus controller usage, recommend a weak pull-up resistor (2-10 K $\Omega$ ) be placed on this pin to BVDD, to ensure no random chip select assertion due to possible noise and so on.
- 11. This output is actively driven during reset rather than being three-stated during reset.
- 12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
- 13. These pins are connected to the VDD/GND planes internally and may be used by the core power supply to improve tracking and regulation.
- 14. Internal thermally sensitive diode.
- 15. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
- 16. This pin is only an output in FIFO mode when used as Rx Flow Control.
- 17. Do not connect.
- 18. These are test signals for factory use only and must be pulled up (100  $\Omega$  1 K $\Omega$ ) to OVDD for normal machine operation.
- 19. Independent supplies derived from board VDD.
- 20. Recommend a pull-up resistor (~1 K $\Omega$ ) be placed on this pin to OVDD.
- 21. The following pins must NOT be pulled down during power-on reset: DMA1\_DACK[0:1], EC5\_MDC, HRESET\_REQ, TRIG\_OUT/READY\_P0/QUIESCE, MSRCID[2:4], MDVAL, ASLEEP.
- 22. This pin requires an external 4.7-kΩ pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
- 23. This pin is only an output in eTSEC3 FIFO mode when used as Rx flow control.
- 24. TSEC2\_TXD[1] is used as cfg\_dram\_type. IT MUST BE VALID AT POWER-UP, EVEN BEFORE HRESET ASSERTION.



System Design Information



#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 cores.



# 22 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 22.1, "Part Numbers Fully Addressed by this Document."

# 22.1 Part Numbers Fully Addressed by this Document

Table 86 through Table 88 provide the Freescale part numbering nomenclature for the MPC8572E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

MPC	nnnn	е	t	1	рр	ffm	r
Product Code <sup>1</sup>	Part Identifier	Security Engine	Temperature	Power	Package Sphere Type <sup>2</sup>	Processor Frequency/ DDR Data Rate <sup>3</sup>	Silicon Revision
MPC PPC	8572	E = Included	Blank = 0 to 105°C C = −40 to 105°C	Blank = Standard L = Low	PX = Leaded, FC-PBGA VT = Pb-free,	AVN = 1500-MHz processor; 800 MT/s DDR data rate	E = Ver. 2.2.1 (SVR = 0x80E8_0022) SEC included
		Blank = Not included	*		FC-PBGA* VJ = Fully Pb-free FC-PBGA <sup>5</sup>	AUL = 1333-MHz processor; 667 MT/s DDR data rate ATL = 1200-MHz processor; 667 MT/s DDR data rate ARL = 1067-MHz processor; 667 MT/s DDR data rate	E = Ver. 2.2.1 (SVR = 0x80E0_0022) SEC not included

Notes:

- <sup>1</sup> MPC stands for "Qualified."
- PPC stands for "Prototype"
- <sup>2</sup> See Section 18, "Package Description," for more information on the available package types.
- <sup>3</sup> Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 4. The VT part number is ROHS-compliant with the permitted exception of the C4 die bumps.
- 5. The VJ part number is entirely lead-free. This includes the C4 die bumps.