



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e500   |
| Number of Cores/Bus Width       | 2 Core, 32-Bit   |
| Speed                           | 1.333GHz   |
| Co-Processors/DSP               | Signal Processing; SPE, Security; SEC                                    |
| RAM Controllers                 | DDR2, DDR3   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (4)  |
| SATA                            | -  |
| USB                             | -  |
| Voltage - I/O                   | 1.5V, 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | -40°C ~ 105°C (TA)   |
| Security Features               | Cryptography, Random Number Generator                                    |
| Package / Case                  | 1023-BFBGA, FCBGA  |
| Supplier Device Package         | 1023-FCBGA (33x33)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8572eclvtauld |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Electrical Characteristics

# 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths.

| Driver Type                           | Programmable<br>Output Impedance<br>(Ω) | Supply<br>Voltage  | Notes |
|---------------------------------------|---|--|-------|
| Local bus interface utilities signals | 25<br>35                                | BV <sub>DD</sub> = 3.3 V<br>BV <sub>DD</sub> = 2.5 V                             | 1     |
|                                       | 45(default)<br>45(default)<br>125       | BV <sub>DD</sub> = 3.3 V<br>BV <sub>DD</sub> = 2.5 V<br>BV <sub>DD</sub> = 1.8 V |       |
| DDR2 signal                           | 18<br>36 (half strength mode)           | GV <sub>DD</sub> = 1.8 V   | 2     |
| DDR3 signal                           | 20<br>40 (half strength mode)           | GV <sub>DD</sub> = 1.5 V   | 2     |
| eTSEC/10/100 signals                  | 45                                      | L/TV <sub>DD</sub> = 2.5/3.3 V   | —     |
| DUART, system control, JTAG           | 45                                      | OV <sub>DD</sub> = 3.3 V   | —     |
| 12C                                   | 150                                     | OV <sub>DD</sub> = 3.3 V   |       |

Table 3. Output Drive Capability

Notes:

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSCR.

2. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at  $T_i = 105^{\circ}C$  and at  $GV_{DD}$  (min).

# 2.2 Power Sequencing

The MPC8572E requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements are as follows for power up:

- 1. V<sub>DD</sub>, AV<sub>DD</sub>\_*n*, BV<sub>DD</sub>, LV<sub>DD</sub>, OV<sub>DD</sub>, SV<sub>DD</sub>\_SRDS1 and SV<sub>DD</sub>\_SRDS2, TV<sub>DD</sub>, XV<sub>DD</sub>\_SRDS1 and XV<sub>DD</sub>\_SRDS2
- 2. GV<sub>DD</sub>

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

To guarantee MCKE low during power-on reset, the above sequencing for  $GV_{DD}$  is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-on reset, then the sequencing for  $GV_{DD}$  is not required.



## 4.3 eTSEC Gigabit Reference Clock Timing

Table 7 provides the eTSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications for the MPC8572E.

#### Table 7. EC\_GTX\_CLK125 AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3V ± 5% or 2.5V ± 5%

| Parameter/Condition   | Symbol                                  | Min      | Typical | Мах         | Unit | Notes |
|---|---|----------|---------|-------------|------|-------|
| EC_GTX_CLK125 frequency   | f <sub>G125</sub>                       | —        | 125     | —           | MHz  | —     |
| EC_GTX_CLK125 cycle time  | t <sub>G125</sub>                       | —        | 8       | —           | ns   | _     |
| EC_GTX_CLK125 rise and fall time L/TV_DD=2.5V L/TV_DD=3.3V          | t <sub>G125R</sub> , t <sub>G125F</sub> | _        | _       | 0.75<br>1.0 | ns   | 1     |
| EC_GTX_CLK125 duty cycle<br>GMII, TBI<br>1000Base-T for RGMII, RTBI | t <sub>G125H</sub> /t <sub>G125</sub>   | 45<br>47 | _       | 55<br>53    | %    | 2, 3  |

Notes:

1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5V and 2.0V for L/TV<sub>DD</sub>=2.5V, and from 0.6V and 2.7V for L/TV<sub>DD</sub>=3.3V.

- 2. Timing is guaranteed by design and characterization.
- 3. EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the TSEC*n*\_GTX\_CLK. See Section 8.2.6, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

# 4.4 DDR Clock Timing

Table 8 provides the DDR clock (DDRCLK) AC timing specifications for the MPC8572E.

#### Table 8. DDRCLK AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3V ± 5%.

| Parameter/Condition       | Symbol                                | Min  | Typical | Мах   | Unit | Notes |
|---------------------------|---------------------------------------|------|---------|-------|------|-------|
| DDRCLK frequency          | f <sub>DDRCLK</sub>                   | 66   | —       | 100   | MHz  | 1     |
| DDRCLK cycle time         | t <sub>DDRCLK</sub>                   | 10.0 | —       | 15.15 | ns   | _     |
| DDRCLK rise and fall time | t <sub>KH</sub> , t <sub>KL</sub>     | 0.6  | 1.0     | 1.2   | ns   | 2     |
| DDRCLK duty cycle         | t <sub>KHK</sub> /t <sub>DDRCLK</sub> | 40   | —       | 60    | %    | 3     |



| PLL config input setup time with stable SYSCLK before HRESET negation                                   | 100 | _ | μs      |   |
|---|-----|---|---------|---|
| Input setup time for POR configs (other than PLL config) with respect to negation of HRESET             | 4   |   | SYSCLKs | 1 |
| Input hold time for all POR configs (including PLL config) with respect to negation of HRESET           | 2   | _ | SYSCLKs | 1 |
| Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET | —   | 5 | SYSCLKs | 1 |

Table 9. RESET Initialization Timing Specifications (continued)

#### Notes:

2. Reset assertion timing requirements for DDR3 DRAMs may differ.

#### Table 10 provides the PLL lock times.

| Table | 10. | PLL | Lock | Times |
|-------|-----|-----|------|-------|
|-------|-----|-----|------|-------|

| Parameter/Condition | Symbol | Min | Typical | Max |
|---------------------|--------|-----|---------|-----|
| PLL lock times      | _      | 100 | μs      | —   |
| Local bus PLL       | _      | 50  | μs      | _   |

# 6 DDR2 and DDR3 SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR2 and DDR3 SDRAM controller interface of the MPC8572E. Note that the required  $GV_{DD}(typ)$  voltage is 1.8Vor 1.5 V when interfacing to DDR2 or DDR3 SDRAM, respectively.

### 6.1 DDR2 and DDR3 SDRAM Interface DC Electrical Characteristics

Table 11 provides the recommended operating conditions for the DDR SDRAM controller of the MPC8572E when interfacing to DDR2 SDRAM.

| Parameter/Condition                              | Symbol              | Min                               | Мах                         | Unit | Notes |
|--|---------------------|-----------------------------------|-----------------------------|------|-------|
| I/O supply voltage                               | GV <sub>DD</sub>    | 1.71                              | 1.89                        | V    | 1     |
| I/O reference voltage                            | MV <sub>REF</sub> n | $0.49 	imes GV_{DD}$              | $0.51 	imes GV_{DD}$        | V    | 2     |
| I/O termination voltage                          | V <sub>TT</sub>     | MV <sub>REF</sub> <i>n</i> – 0.04 | $MV_{REF}n + 0.04$          | V    | 3     |
| Input high voltage                               | V <sub>IH</sub>     | $MV_{REF}n + 0.125$               | GV <sub>DD</sub> + 0.3      | V    | _     |
| Input low voltage                                | V <sub>IL</sub>     | -0.3                              | MV <sub>REF</sub> n – 0.125 | V    | _     |
| Output leakage current                           | I <sub>OZ</sub>     | -50                               | 50                          | μA   | 4     |
| Output high current (V <sub>OUT</sub> = 1.420 V) | I <sub>OH</sub>     | -13.4                             | _                           | mA   | —     |

| DDDO ODDAM Late | uface DO Electula | - I <b>O</b> le ave et eviletie e | $f_{a,m} = O(1 - (f_{a,m})) = A = O(1)$ | , |
|-----------------|-------------------|-----------------------------------|---|---|
| DURZ SURAW INTE | rtace DU Electric | al Unaracteristics                | TOT (= V = (TVD) = T A V                |   |
|                 |                   |                                   |   |   |

<sup>1.</sup> SYSCLK is the primary clock input for the MPC8572E.



Figure 4 shows the DDR2 and DDR3 SDRAM Interface output timing for the MCK to MDQS skew measurement (tDDKHMH).



Figure 4. Timing Diagram for tDDKHMH

Figure 5 shows the DDR2 and DDR3 SDRAM Interface output timing diagram.



Figure 5. DDR2 and DDR3 SDRAM Interface Output Timing Diagram



#### DDR2 and DDR3 SDRAM Controller

Figure 6 provides the AC test load for the DDR2 and DDR3 Controller bus.



Figure 6. DDR2 and DDR3 Controller bus AC Test Load

### 6.2.3 DDR2 and DDR3 SDRAM Differential Timing Specifications

This section describes the DC and AC differential electrical specifications for the DDR2 and DDR3 SDRAM controller interface of the MPC8572E.



VID specifies the input differential voltage |VTR - VCP| required for switching, where VTR is the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as MCK or MDQS).

Table 19 provides the differential specifications for the MPC8572E differential signals MDQS/ $\overline{MDQS}$  and MCK/ $\overline{MCK}$  when in DDR2 mode.

| Parameter/Condition                 | Symbol            | Min        | Мах                           | Unit | Notes |
|-------------------------------------|-------------------|------------|-------------------------------|------|-------|
| DC Input Signal Voltage             | V <sub>IN</sub>   | -0.3       | GV <sub>DD</sub> + 0.3        | V    | _     |
| DC Differential Input Voltage       | V <sub>ID</sub>   |            | —                             | mV   |       |
| AC Differential Input Voltage       | V <sub>IDAC</sub> | _          | —                             | mV   | _     |
| DC Differential Output Voltage      | V <sub>OH</sub>   | _          | —                             | mV   | _     |
| AC Differential Output Voltage      | V <sub>OHAC</sub> | JEDEC: 0.5 | JEDEC: GV <sub>DD</sub> + 0.6 | V    | _     |
| AC Differential Cross-point Voltage | V <sub>IXAC</sub> | _          | —                             | mV   | _     |
| Input Midpoint Voltage              | V <sub>MP</sub>   |            | _                             | mV   |       |

Table 19. DDR2 SDRAM Differential Electrical Characteristics



Ethernet: Enhanced Three-Speed Ethernet (eTSEC)





Figure 18. RGMII and RTBI AC Timing and Multiplexing Diagrams

# 8.2.7 RMII AC Timing Specifications

This section describes the RMII transmit and receive AC timing specifications.

### 8.2.7.1 RMII Transmit AC Timing Specifications

Table 35 shows the RMII transmit AC timing specifications.

#### Table 35. RMII Transmit AC Timing Specifications

```
At recommended operating conditions with LV_{DD}/TV_{DD} of 2.5/ 3.3 V \pm 5%.
```

| Parameter/Condition              | Symbol <sup>1</sup> | Min  | Тур  | Мах  | Unit |
|----------------------------------|---------------------|------|------|------|------|
| TSECn_TX_CLK clock period        | t <sub>RMT</sub>    | 15.0 | 20.0 | 25.0 | ns   |
| TSECn_TX_CLK duty cycle          | t <sub>RMTH</sub>   | 35   | 50   | 65   | %    |
| TSECn_TX_CLK peak-to-peak jitter | t <sub>RMTJ</sub>   | —    | —    | 250  | ps   |
| Rise time TSECn_TX_CLK (20%-80%) | t <sub>RMTR</sub>   | 1.0  | —    | 2.0  | ns   |
| Fall time TSECn_TX_CLK (80%–20%) | t <sub>RMTF</sub>   | 1.0  | —    | 2.0  | ns   |



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

#### Table 36. RMII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV\_DD/TV\_DD of 2.5/ 3.3 V  $\pm$  5%.

| Parameter/Condition  | Symbol <sup>1</sup> | Min | Тур | Max | Unit |
|--|---------------------|-----|-----|-----|------|
| RXD[1:0], CRS_DV, RX_ER hold time to<br>TSECn_TX_CLK rising edge | t <sub>RMRDX</sub>  | 2.0 | —   | _   | ns   |

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

Figure 20 provides the AC test load for eTSEC.



Figure 20. eTSEC AC Test Load

Figure 21 shows the RMII receive AC timing diagram.



Figure 21. RMII Receive AC Timing Diagram

## 8.3 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes 2 interface of MPC8572E as shown in Figure 22, where  $C_{TX}$  is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to SGND\_SRDS2 (xcorevss). The reference circuit of the SerDes transmitter and receiver is shown in Figure 54.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines



# 10 Local Bus Controller (eLBC)

This section describes the DC and AC electrical specifications for the local bus interface of the MPC8572E.

# **10.1** Local Bus DC Electrical Characteristics

Table 46 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 3.3 \text{ V}$  DC.

| Parameter  | Symbol           | Min                    | Мах                    | Unit |
|--|------------------|------------------------|------------------------|------|
| Supply voltage 3.3V  | BV <sub>DD</sub> | 3.13                   | 3.47                   | V    |
| High-level input voltage   | V <sub>IH</sub>  | 2                      | BV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage  | V <sub>IL</sub>  | -0.3                   | 0.8                    | V    |
| Input current<br>( $BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD}$ )         | I <sub>IN</sub>  | _                      | ±5                     | μA   |
| High-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA) | V <sub>OH</sub>  | BV <sub>DD</sub> – 0.2 | —                      | V    |
| Low-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)   | V <sub>OL</sub>  | _                      | 0.2                    | V    |

 Table 46. Local Bus DC Electrical Characteristics (3.3 V DC)
 Image: Comparison of the second sec

#### Note:

1. Note that the symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1.

Table 47 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 2.5 V DC$ .

Table 47. Local Bus DC Electrical Characteristics (2.5 V DC)

| Parameter  | Symbol           | Min       | Мах                    | Unit |
|--|------------------|-----------|------------------------|------|
| Supply voltage 2.5V  | BV <sub>DD</sub> | 2.37      | 2.63                   | V    |
| High-level input voltage   | V <sub>IH</sub>  | 1.70      | BV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage  | V <sub>IL</sub>  | -0.3      | 0.7                    | V    |
| Input current  | I <sub>IH</sub>  | —         | 10                     | μΑ   |
| $(BV_{IN} = 0 V \text{ of } BV_{IN} = BV_{DD})$                                | Ι <sub>ΙL</sub>  |           | -15                    |      |
| High-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OH</sub> = -1 mA) | V <sub>OH</sub>  | 2.0       | BV <sub>DD</sub> + 0.3 | V    |
| Low-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OL</sub> = 1 mA)   | V <sub>OL</sub>  | GND – 0.3 | 0.4                    | V    |

Note:

1. The symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1.





Figure 44. Receiver of SerDes Reference Clocks

### 15.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8572E SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential Mode
  - The input amplitude of the differential clock must be between 400mV and 1600mV differential peak-peak (or between 200mV and 800mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800mV and greater than 200mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
  - For external DC-coupled connection, as described in Section 15.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV.
     Figure 45 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
  - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND\_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND\_SRDSn). Figure 46 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended Mode
  - The reference clock can also be single-ended. The SDn\_REF\_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from Vmin to Vmax) with SDn\_REF\_CLK either left unconnected or tied to ground.
  - The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 47 shows the SerDes reference clock input requirement for single-ended signaling mode.



#### High-Speed Serial Interfaces (HSSI)

clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.



Figure 50. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 51 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with MPC8572E SerDes reference clock input's DC requirement.



# 15.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100KHz can be tracked by the PLL and data recovery loops and



Table 62. Differential Transmitter (TX) Output Specifications (continued)

| Symbol                 | Parameter                   | Min | Nominal | Max | Units | Comments   |
|------------------------|-----------------------------|-----|---------|-----|-------|--|
| T <sub>crosslink</sub> | Crosslink<br>Random Timeout | 0   |         | 1   | ms    | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Note 7. |

#### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 57 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 55.)
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 ohms to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes—see Figure 57). Note that the series capacitors C<sub>TX</sub> is optional for the return loss measurement.
- 5. Measured between 20-80% at transmitter package pins into a test load as shown in Figure 57 for both V<sub>TX-D+</sub> and V<sub>TX-D-</sub>.
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a.
- 8. MPC8572E SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC Coupling capacitor is required.

### 16.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 55 is specified using the passive compliance/test measurement load (see Figure 57) in place of any real PCI Express interconnect + RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

#### NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (that is, least squares and median deviation fits).



PCI Express

# 16.5 Receiver Compliance Eye Diagrams

The RX eye diagram in Figure 56 is specified using the passive compliance/test measurement load (see Figure 57) in place of any real PCI Express RX component.

Note: In general, the minimum Receiver eye diagram measured with the compliance/test measurement load (see Figure 57) is larger than the minimum Receiver eye diagram measured over a range of systems at the input Receiver of any real PCI Express component. The degraded eye diagram at the input Receiver is due to traces internal to the package as well as silicon parasitic characteristics which cause the real PCI Express component to vary in impedance from the compliance/test measurement load. The input Receiver eye diagram is implementation specific and is not specified. RX component designer should provide additional margin to adequately compensate for the degraded minimum Receiver eye diagram (shown in Figure 56) expected at the input Receiver based on some adequate combination of system simulations and the Return Loss measured looking into the RX package and silicon. The RX eye diagram must be aligned in time using the jitter median to locate the center of the eye diagram.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

### NOTE

The reference impedance for return loss measurements is 50. to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50. probes—see Figure 57). Note that the series capacitors, CTX, are optional for the return loss measurement.



Figure 56. Minimum Receiver Eye Timing and Voltage Compliance Specification







Figure 59. Single Frequency Sinusoidal Jitter Limits

## 17.7 Receiver Eye Diagrams

For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding Bit Error Rate specification (Table 72, Table 73, and Table 74) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the Receiver Input Compliance Mask shown in Figure 60 with the parameters specified in Table 75. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100- $\Omega$  +/– 5% differential resistive load.



link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100 \Omega$  resistive +/- 5% differential to 2.5 GHz.

### 17.8.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 Volts differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

### 17.8.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100  $\Omega$  resistive +/- 5% differential to 2.5 GHz.

### 17.8.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 17.6, "Receiver Specifications," and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 60 and Table 75. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 17.6, "Receiver Specifications," is then added to the signal and the test load is replaced by the receiver being tested.

# **18 Package Description**

This section describes package parameters, pin assignments, and dimensions.



Package Description

# 18.1 Package Parameters for the MPC8572E FC-PBGA

The package parameters are as provided in the following list. The package type is  $33 \text{ mm} \times 33 \text{ mm}$ , 1023 flip chip plastic ball grid array (FC-PBGA).

| Package outline          | 33 mm × 33 mm |
|--------------------------|---------------|
| Interconnects            | 1023          |
| Ball Pitch               | 1 mm          |
| Ball Diameter (Typical)  | 0.6 mm        |
| Solder Balls             | 63% Sn        |
|                          | 37% Pb        |
| Solder Balls (Lead-Free) | 96.5% Sn      |
|                          | 3.5% Ag       |



Thermal

 $V_f > 0.40$  V  $V_f < 0.90$  V  $Operating \ range \ 2-300 \ \mu A$   $Diode \ leakage < 10 \ nA \ @ \ 125^{\circ}C$ 

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[ e^{\frac{qV_f}{nKT}} - 1 \right]$$

Another useful equation is:

$$\mathbf{V}_{H} - \mathbf{V}_{L} = \mathbf{n} \frac{\mathrm{KT}}{\mathrm{q}} \left[ \mathbf{I} \mathbf{n} \frac{\mathrm{I}_{H}}{\mathrm{I}_{L}} \right]$$

Where:

 $I_{fw} = Forward current$   $I_s = Saturation current$   $V_d = Voltage at diode$   $V_f = Voltage forward biased$   $V_H = Diode voltage while I_H is flowing$   $V_L = Diode voltage while I_L is flowing$   $I_H = Larger diode bias current$   $I_L = Smaller diode bias current$   $q = Charge of electron (1.6 \times 10^{-19} \text{ C})$  n = Ideality factor (normally 1.0)  $K = Boltzman's constant (1.38 \times 10^{-23} \text{ Joules/K})$  T = Temperature (Kelvins)

The ratio of  $I_H$  to  $I_L$  is usually selected to be 10:1. The above simplifies to the following:

 $V_{\text{H}} - V_{\text{L}} = ~1.986 \times 10^{-4} \times nT$ 

Solving for T, the equation becomes:

$$\mathbf{nT} = \frac{\mathbf{V}_{\mathsf{H}} - \mathbf{V}_{\mathsf{L}}}{1.986 \times 10^{-4}}$$



System Design Information

# 21.6 Pull-Up and Pull-Down Resistor Requirements

The MPC8572E requires weak pull-up resistors (2–10 k $\Omega$  is recommended) on open drain type pins including I<sup>2</sup>C pins and MPIC interrupt pins.

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 66. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion gives unpredictable results.

The following pins must NOT be pulled down during power-on reset: DMA\_DACK[0:1], EC5\_MDC, HRESET\_REQ, TRIG\_OUT/READY\_P0/QUIESCE, MSRCID[2:4], MDVAL, and ASLEEP. The TEST\_SEL pin must be set to a proper state during POR configuration. For more details, refer to the pinlist table of the individual device.

# 21.7 Output Buffer DC Impedance

The MPC8572E drivers are characterized over process, voltage, and temperature. For all buses, the driver is a push-pull single-ended driver type (open drain for  $I^2C$ ).

To measure  $Z_0$  for the single-ended drivers, an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then, the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 64). The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held high, SW1 is closed (SW2 is open) and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ .



Figure 64. Driver Impedance Measurement



#### System Design Information

logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 66 allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well.

The COP interface has a standard header, shown in Figure 65, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 65 is common to all known emulators.

### 21.9.1 Termination of Unused Signals

If the JTAG interface and COP header is not used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 66. If this is not possible, the isolation resistor allows future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, TDO or TCK.



System Design Information



Figure 65. COP Connector Physical Pinout



**Document Revision History** 

| Table 90. | . Document | Revision | History | (continued) |
|-----------|------------|----------|---------|-------------|
|-----------|------------|----------|---------|-------------|

| Rev.<br>Number | Date    | Substantive Change(s)   |
|----------------|---------|---|
| 6              | 06/2014 | <ul> <li>Updated Table 76, "MPC8572E Pinout Listing," TDO signal is not driven during HRSET* assertion.</li> <li>In Table 86, "Part Numbering Nomenclature—Rev 2.2.1," added full Pb-free part code.</li> </ul>   |
| 5              | 01/2011 | <ul> <li>Editorial changes throughout</li> <li>Updated Table 4, "MPC8572E Power Dissipation," to include low power product.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," defined PPC as "Prototype" and changed table headings to say "Package Sphere Type".</li> <li>Added Table 86, "Part Numbering Nomenclature—Rev 2.2.1."</li> </ul>   |
| 4              | 06/2010 | <ul> <li>In Section 18.3, "Pinout Listings," updated Table 76 showing GPINOUT power rail as BVDD.</li> <li>Updated Section 14.1, "GPIO DC Electrical Characteristics."</li> </ul>   |
| 3              | 03/2010 | <ul> <li>In Section 2.1, "Overall DC Electrical Characteristics," changed GPIO power from OVDD to BVDD.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," added Table 87 for Rev 2.1 silicon.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," updated Table 88 for Rev 1.1.1 silicon.</li> </ul>  |
| 2              | 06/2009 | <ul> <li>In Section 3, "Power Characteristics," updated CCB Max to 533MHz for 1200MHz core device in Table 5, "MPC8572EL Power Dissipation."</li> <li>In Section 4.4, "DDR Clock Timing," changed DDRCLK Max to 100MHz. This change was announced in Product Bulletin #13572.</li> <li>Clarified restrictions in Section 4.5, "Platform to eTSEC FIFO Restrictions."</li> <li>In Table 9, "RESET Initialization Timing Specifications," added note 2.</li> <li>Added Section 14, "GPIO."</li> <li>In Section 18.1, "Package Parameters for the MPC8572E FC-PBGA," updated material composition to 63% Sn, 37% Pb.</li> <li>In Section 18.2, "Mechanical Dimensions of the MPC8572E FC-PBGA, updated Figure 61 to correct the package thickness and top view.</li> <li>In Section 19.1, "Clock Ranges," updated CCB Max to 533MHz for 1200MHz core device in Table 77, "MPC8572E Processor Core Clocking Specifications."</li> <li>In Section 19.5.2, "Minimum Platform Frequency Requirements for High-Speed Interfaces," changed minimum CCB clock frequency for proper PCI Express operation.</li> <li>Added LPBSE to description of LGPL4/LGTA/LUPWAIT/LPBSE/LFRB signal in Table 76, "MPC8572E Pinout Listing."</li> <li>Corrected supply voltage for GPIO pins in Table 76, "MPC8572E Pinout Listing."</li> <li>Applied note to SD1_PLL_TPA in Table 76, "MPC8572E Pinout Listing."</li> <li>Added note for LAD pins in Table 76, "MPC8572E Pinout Listing."</li> <li>Updated Table 88, ",Part Numbering Nomenclature—Rev 1.1.1" with Rev 2.0 and Rev 2.1 part number information. Added note indicating that silicon version 2.0 is available for prototype purposes only and will not be available as a qualified device.</li> </ul> |
| 1              | 08/2008 | • In Section 22.1, "Part Numbers Fully Addressed by this Document," added SVR information in,<br>Table 88 "Part Numbering Nomenclature—Rev 1.1.1," for devices without Security Engine feature.   |
| 0              | 07/2008 | Initial release.  |