



Welcome to [E-XFL.COM](#)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | PowerPC e500 |
| Number of Cores/Bus Width | 2 Core, 32-Bit |
| Speed | 1.067GHz |
| Co-Processors/DSP | Signal Processing; SPE, Security; SEC |
| RAM Controllers | DDR2, DDR3 |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100/1000Mbps (4) |
| SATA | - |
| USB | - |
| Voltage - I/O | 1.5V, 1.8V, 2.5V, 3.3V |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Security Features | Cryptography, Random Number Generator |
| Package / Case | 1023-BFBGA, FCBGA |
| Supplier Device Package | 1023-FCBGA (33x33) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8572ecpxarld |

- Multiplexed 32-bit address and data bus operating at up to 150 MHz
- Eight chip selects support eight external slaves
- Up to 8-beat burst transfers
- The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller.
- Three protocol engines available on a per-chip select basis:
 - General-purpose chip select machine (GPCM)
 - Three user programmable machines (UPMs)
 - NAND Flash control machine (FCM)
- Parity support
- Default boot ROM chip select with configurable bus width (8, 16, or 32 bits)
- Four enhanced three-speed Ethernet controllers (eTSECs)
 - Three-speed support (10/100/1000 Mbps)
 - Four IEEE Std 802.3®, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab-compatible controllers
 - Support for various Ethernet physical interfaces:
 - 1000 Mbps full-duplex IEEE 802.3 GMII, IEEE 802.3z TBI, RTBI, RGMII, and SGMII
 - 10/100 Mbps full and half-duplex IEEE 802.3 MII, IEEE 802.3 RGMII, and RMII
 - Flexible configuration for multiple PHY interface configurations
 - TCP/IP acceleration and QoS features available
 - IP v4 and IP v6 header recognition on receive
 - IP v4 header checksum verification and generation
 - TCP and UDP checksum verification and generation
 - Per-packet configurable acceleration
 - Recognition of VLAN, stacked (Q-in-Q) VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
 - Supported in all FIFO modes
 - Quality of service support:
 - Transmission from up to eight physical queues
 - Reception to up to eight physical queues
 - Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
 - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
 - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE Std 802.1™ virtual local area network (VLAN) tags and priority
 - VLAN insertion and deletion
 - Per-frame VLAN control word or default VLAN for each eTSEC
 - Extracted VLAN control word passed to software separately
 - Retransmission following a collision

- CRC generation and verification of inbound/outbound frames
- Programmable Ethernet preamble insertion and extraction of up to 7 bytes
- MAC address recognition:
 - Exact match on primary and virtual 48-bit unicast addresses
 - VRRP and HSRP support for seamless router fail-over
 - Up to 16 exact-match MAC addresses supported
 - Broadcast address (accept/reject)
 - Hash table match on up to 512 multicast addresses
 - Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- Two MII management interfaces for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache
- 10/100 Fast Ethernet controller (FEC) management interface
 - 10/100 Mbps full and half-duplex IEEE 802.3 MII for system management
 - Note: When enabled, the FEC occupies eTSEC3 and eTSEC4 parallel interface signals. In such a mode, eTSEC3 and eTSEC4 are only available through SGMII interfaces.
- OCeaN switch fabric
 - Full crossbar packet switch
 - Reorders packets from a source based on priorities
 - Reorders packets to bypass blocked packets
 - Implements starvation avoidance algorithms
 - Supports packets with payloads of up to 256 bytes
- Two integrated DMA controllers
 - Four DMA channels per controller
 - All channels accessible by the local masters
 - Extended DMA functions (advanced chaining and striding capability)
 - Misaligned transfer capability
 - Interrupt on completed segment, link, list, and error
 - Supports transfers to or from any local memory or I/O port
 - Selectable hardware-enforced coherency (snoop/no snoop)
 - Ability to start and flow control up to 4 (both Channel 0 and 1 for each DMA Controller) of the 8 total DMA channels from external 3-pin interface by the remote masters
 - The Channel 2 of DMA Controller 2 is only allowed to initiate and start a DMA transfer by the remote master, because only one of the 3-external pins (DMA2_DREQ[2]) is made available

Figure 2 shows the overshoot and undershoot voltages at the interfaces of the MPC8572E.




Figure 2. Overshoot/Undershoot Voltage for $TV_{DD}/BV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}$

The core voltage must always be provided at nominal 1.1 V. (See Table 2 for actual recommended core voltage.) Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with respect to the associated I/O supply voltage. TV_{DD} , BV_{DD} , OV_{DD} , and LV_{DD} based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied MV_{REF}^n signal (nominally set to $GV_{DD}/2$) as is appropriate for the SSTL_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

Table 17. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3.

| Parameter | Symbol | Min | Max | Unit | Notes |
|-----------------------------------|--------------|------|-----|------|-------|
| Controller Skew for MDQS—MDQ/MECC | t_{CISKEW} | — | — | ps | 1, 2 |
| 800 MHz | — | -200 | 200 | — | — |
| 667 MHz | — | -240 | 240 | — | — |
| 533 MHz | — | -300 | 300 | — | — |
| 400 MHz | — | -365 | 365 | — | — |

Note:

- t_{CISKEW} represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.
- The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t_{DISKEW} . This can be determined by the following equation: $t_{DISKEW} = \pm(T/4 - \text{abs}(t_{CISKEW}))$ where T is the clock period and $\text{abs}(t_{CISKEW})$ is the absolute value of t_{CISKEW} .

Figure 3 shows the DDR2 and DDR3 SDRAM interface input timing diagram.




Figure 3. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

6.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

Table 18 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

Table 18. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

At recommended operating conditions with GV_{DD} of 1.8 V \pm 5% for DDR2 or 1.5 V \pm 5% for DDR3.

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|-----|-----|------|-------|
| MCK[n] cycle time | t_{MCK} | 2.5 | 5 | ns | 2 |
| ADDR/CMD output setup with respect to MCK | t_{DDKHAS} | | | ns | 3 |

The Fast Ethernet Controller (FEC) operates in MII mode only, and complies with the AC and DC electrical characteristics specified in this chapter for MII. Note that if FEC is used, eTSEC 3 and 4 are only available in SGMII mode.

8.1.1 eTSEC DC Electrical Characteristics

All MII, GMII, RMII, and TBI drivers and receivers comply with the DC parametric attributes specified in [Table 23](#) and [Table 24](#). All RGMII, RTBI and FIFO drivers and receivers comply with the DC parametric attributes specified in [Table 24](#). The RGMII and RTBI signals are based on a 2.5-V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Table 23. GMII, MII, RMII, and TBI DC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit | Notes |
|--|----------------------|------|-----------------------|---------------|---------|
| Supply voltage 3.3 V | V_{DD} V_{DD} | 3.13 | 3.47 | V | 1, 2 |
| Output high voltage ($V_{DD}/V_{DD} = \text{Min}$, $I_{OH} = -4.0 \text{ mA}$) | V_{OH} | 2.40 | $V_{DD}/V_{DD} + 0.3$ | V | — |
| Output low voltage ($V_{DD}/V_{DD} = \text{Min}$, $I_{OL} = 4.0 \text{ mA}$) | V_{OL} | GND | 0.50 | V | — |
| Input high voltage | V_{IH} | 2.0 | $V_{DD}/V_{DD} + 0.3$ | V | — |
| Input low voltage | V_{IL} | -0.3 | 0.90 | V | — |
| Input high current ($V_{IN} = V_{DD}$, $V_{IN} = V_{DD}$) | I_{IH} | — | 40 | μA | 1, 2, 3 |
| Input low current ($V_{IN} = \text{GND}$) | I_{IL} | -600 | — | μA | 3 |

Notes:

- ¹ V_{DD} supports eTSECs 1 and 2.
- ² V_{DD} supports eTSECs 3 and 4 or FEC.
- ³ The symbol V_{IN} , in this case, represents the V_{IN} and V_{IN} symbols referenced in [Table 1](#).

Table 24. MII, GMII, RMII, RGMII, TBI, RTBI, and FIFO DC Electrical Characteristics

| Parameters | Symbol | Min | Max | Unit | Notes |
|--|-----------------|-----------|-----------------------|------|-------|
| Supply voltage 2.5 V | V_{DD}/V_{DD} | 2.37 | 2.63 | V | 1, 2 |
| Output high voltage ($V_{DD}/V_{DD} = \text{Min}$, $I_{OH} = -1.0 \text{ mA}$) | V_{OH} | 2.00 | $V_{DD}/V_{DD} + 0.3$ | V | — |
| Output low voltage ($V_{DD}/V_{DD} = \text{Min}$, $I_{OL} = 1.0 \text{ mA}$) | V_{OL} | GND - 0.3 | 0.40 | V | — |
| Input high voltage | V_{IH} | 1.70 | $V_{DD}/V_{DD} + 0.3$ | V | — |
| Input low voltage | V_{IL} | -0.3 | 0.70 | V | — |

Table 25. FIFO Mode Transmit AC Timing Specification (continued)

 At recommended operating conditions with V_{DD}/TV_{DD} of $2.5V \pm 5\%$

| Parameter/Condition | Symbol | Min | Typ | Max | Unit |
|--|-------------|-----|-----|------|------|
| TX_CLK, GTX_CLK peak-to-peak jitter | t_{FITJ} | — | — | 250 | ps |
| Rise time TX_CLK (20%–80%) | t_{FITR} | — | — | 0.75 | ns |
| Fall time TX_CLK (80%–20%) | t_{FITF} | — | — | 0.75 | ns |
| FIFO data TXD[7:0], TX_ER, TX_EN setup time to GTX_CLK | t_{FITDV} | 2.0 | — | — | ns |
| GTX_CLK to FIFO data TXD[7:0], TX_ER, TX_EN hold time | t_{FITDX} | 0.5 | — | 3.0 | ns |

Notes:

1. The minimum cycle period (or maximum frequency) of the TX_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. Refer to [Section 4.5, “Platform to eTSEC FIFO Restrictions,”](#) for more detailed description.

Table 26. FIFO Mode Receive AC Timing Specification

 At recommended operating conditions with V_{DD}/TV_{DD} of $2.5V \pm 5\%$

| Parameter/Condition | Symbol | Min | Typ | Max | Unit |
|---|--------------------|-----|-----|------|------|
| RX_CLK clock period ¹ | t_{FIR} | 5.3 | 8.0 | 100 | ns |
| RX_CLK duty cycle | t_{FIRH}/t_{FIR} | 45 | 50 | 55 | % |
| RX_CLK peak-to-peak jitter | t_{FIRJ} | — | — | 250 | ps |
| Rise time RX_CLK (20%–80%) | t_{FIRR} | — | — | 0.75 | ns |
| Fall time RX_CLK (80%–20%) | t_{FIRF} | — | — | 0.75 | ns |
| RXD[7:0], RX_DV, RX_ER setup time to RX_CLK | t_{FIRDV} | 1.5 | — | — | ns |
| RXD[7:0], RX_DV, RX_ER hold time to RX_CLK | t_{FIRDX} | 0.5 | — | — | ns |

1. The minimum cycle period (or maximum frequency) of the RX_CLK is dependent on the maximum platform frequency of the speed bins the part belongs to as well as the FIFO mode under operation. Refer to [Section 4.5, “Platform to eTSEC FIFO Restrictions,”](#) for more detailed description.

Figure 7 and Figure 8 show the FIFO timing diagrams.



Figure 7. FIFO Transmit AC Timing Diagram

Figure 15 shows the TBI transmit AC timing diagram.




Figure 15. TBI Transmit AC Timing Diagram

8.2.4.2 TBI Receive AC Timing Specifications

Table 32 provides the TBI receive AC timing specifications.

Table 32. TBI Receive AC Timing Specifications

At recommended operating conditions with V_{DD}/V_{DD} of 2.5/ 3.3 V \pm 5%.

| Parameter/Condition ³ | Symbol ¹ | Min | Typ | Max | Unit |
|--|---------------------|-----|------|-----|------|
| Clock period for TBI Receive Clock 0, 1 | t_{TRX} | — | 16.0 | — | ns |
| Skew for TBI Receive Clock 0, 1 | t_{SKTRX} | 7.5 | — | 8.5 | ns |
| Duty cycle for TBI Receive Clock 0, 1 | t_{TRXH}/t_{TRX} | 40 | — | 60 | % |
| RCG[9:0] setup time to rising edge of TBI Receive Clock 0, 1 | t_{TRDVKH} | 2.5 | — | — | ns |
| RCG[9:0] hold time to rising edge of TBI Receive Clock 0, 1 | t_{TRDXKH} | 1.5 | — | — | ns |
| Clock rise time (20%-80%) for TBI Receive Clock 0, 1 | t_{TRXR}^2 | 0.7 | — | 2.4 | ns |
| Clock fall time (80%-20%) for TBI Receive Clock 0, 1 | t_{TRXF}^2 | 0.7 | — | 2.4 | ns |

Notes:

- The symbols used for timing specifications herein follow the pattern of $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$ for inputs and $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$ for outputs. For example, t_{TRDVKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the t_{TRX} clock reference (K) going to the high (H) state or setup time. Also, t_{TRDXKH} symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the t_{TRX} clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t_{TRX} represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- Guaranteed by design.
- The signals “TBI Receive Clock 0” and “TBI Receive Clock 1” refer to TSECn_RX_CLK and TSECn_TX_CLK pins respectively. These two clock signals are also referred as PMA_RX_CLK[0:1].

Figure 16 shows the TBI receive AC timing diagram.




Figure 16. TBI Receive AC Timing Diagram

8.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when a 125-MHz TBI receive clock is supplied on TSEC n pin (no receive clock is used in this mode, whereas for the dual-clock mode this is the PMA1 receive clock). The 125-MHz transmit clock is applied in all TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in Table 33.

Table 33. TBI single-clock Mode Receive AC Timing Specification

At recommended operating conditions with LV_{DD}/TV_{DD} of 2.5/ 3.3 V ± 5%.

| Parameter/Condition | Symbol | Min | Typ | Max | Unit |
|---|--------------------------------------|-----|-----|-----|------|
| RX_CLK clock period | t _{TRRX} | 7.5 | 8.0 | 8.5 | ns |
| RX_CLK duty cycle | t _{TRRH} /t _{TRRX} | 40 | 50 | 60 | % |
| RX_CLK peak-to-peak jitter | t _{TRRJ} | — | — | 250 | ps |
| Rise time RX_CLK (20%–80%) | t _{TRRR} | — | — | 1.0 | ns |
| Fall time RX_CLK (80%–20%) | t _{TRRF} | — | — | 1.0 | ns |
| RCG[9:0] setup time to RX_CLK rising edge | t _{TRRDVKH} | 2.0 | — | — | ns |
| RCG[9:0] hold time to RX_CLK rising edge | t _{TRRDVKH} | 1.0 | — | — | ns |

Table 35. RMII Transmit AC Timing Specifications (continued)


 At recommended operating conditions with V_{DD}/TV_{DD} of 2.5/ 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|---|---------------------|-----|-----|------|------|
| TSECn_TX_CLK to RMII data TXD[1:0], TX_EN delay | t_{RMTDX} | 1.0 | — | 10.0 | ns |

Note:

- The symbols used for timing specifications herein follow the pattern of $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$ for inputs and $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$ for outputs. For example, t_{MTKHDX} symbolizes MII transmit timing (MT) for the time t_{MTX} clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t_{MTX} represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

Figure 19 shows the RMII transmit AC timing diagram.


Figure 19. RMII Transmit AC Timing Diagram

8.2.7.2 RMII Receive AC Timing Specifications

Table 36 shows the RMII receive AC timing specifications.

Table 36. RMII Receive AC Timing Specifications

 At recommended operating conditions with V_{DD}/TV_{DD} of 2.5/ 3.3 V \pm 5%.

| Parameter/Condition | Symbol ¹ | Min | Typ | Max | Unit |
|--|---------------------|------|------|------|------|
| TSECn_TX_CLK clock period | t_{RMR} | 15.0 | 20.0 | 25.0 | ns |
| TSECn_TX_CLK duty cycle | t_{RMRH} | 35 | 50 | 65 | % |
| TSECn_TX_CLK peak-to-peak jitter | t_{RMRJ} | — | — | 250 | ps |
| Rise time TSECn_TX_CLK (20%–80%) | t_{RMRR} | 1.0 | — | 2.0 | ns |
| Fall time TSECn_TX_CLK (80%–20%) | t_{RMRF} | 1.0 | — | 2.0 | ns |
| RXD[1:0], CRS_DV, RX_ER setup time to TSECn_TX_CLK rising edge | t_{RMRDV} | 4.0 | — | — | ns |

Figure 30 through Figure 35 show the local bus signals.




Figure 30. Local Bus Signals, Non-Special Signals Only (PLL Enabled)

Table 52 describes the general timing parameters of the local bus interface at $BV_{DD} = 3.3 \text{ V DC}$ with PLL disabled.

Table 52. Local Bus General Timing Parameters—PLL Bypassed

At recommended operating conditions with BV_{DD} of $3.3 \text{ V} \pm 5\%$

| Parameter | Symbol ¹ | Min | Max | Unit | Notes |
|---|---------------------|------|-----|------|-------|
| Local bus cycle time | t_{LBK} | 12 | — | ns | 2 |
| Local bus duty cycle | t_{LBKH}/t_{LBK} | 43 | 57 | % | — |
| Internal launch/capture clock to LCLK delay | t_{LBKHKT} | 2.3 | 4.0 | ns | — |
| Input setup to local bus clock (except LGTA/LUPWAIT) | $t_{LBIVKH1}$ | 5.8 | — | ns | 4, 5 |
| LGTA/LUPWAIT input setup to local bus clock | $t_{LBIVKL2}$ | 5.7 | — | ns | 4, 5 |
| Input hold from local bus clock (except LGTA/LUPWAIT) | $t_{LBIXKH1}$ | -1.3 | — | ns | 4, 5 |

Local Bus Controller (eLBC)




Figure 33. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Bypass Mode)

11 Programmable Interrupt Controller

In IRQ edge trigger mode, when an external interrupt signal is asserted (according to the programmed polarity), it must remain asserted for at least 3 system clocks (SYSCLK periods).

12 JTAG

This section describes the AC electrical specifications for the IEEE 1149.1 (JTAG) interface of the MPC8572E.

Table 53 provides the JTAG AC timing specifications as defined in Figure 37 through Figure 39.

Table 53. JTAG AC Timing Specifications (Independent of SYSCLK) ¹

At recommended operating conditions with OV_{DD} of $3.3\text{ V} \pm 5\%$.

| Parameter | Symbol ² | Min | Max | Unit | Notes |
|---|-------------------------|-----|------|------|-------|
| JTAG external clock frequency of operation | f_{JTG} | 0 | 33.3 | MHz | — |
| JTAG external clock cycle time | t_{JTG} | 30 | — | ns | — |
| JTAG external clock pulse width measured at 1.4 V | t_{JKHKL} | 15 | — | ns | — |
| JTAG external clock rise and fall times | t_{JTGR} & t_{JTGF} | 0 | 2 | ns | 6 |
| $\overline{\text{TRST}}$ assert time | t_{TRST} | 25 | — | ns | 3 |
| Input setup times: | | | | ns | |
| Boundary-scan data | t_{JTDVKH} | 4 | — | | 4 |
| TMS, TDI | t_{JTIVKH} | 0 | — | | |
| Input hold times: | | | | ns | |
| Boundary-scan data | t_{JTDXKH} | 20 | — | | 4 |
| TMS, TDI | t_{JTIXKH} | 25 | — | | |
| Valid times: | | | | ns | |
| Boundary-scan data | t_{JTKLDV} | 4 | 20 | | 5 |
| TDO | t_{JTKLOV} | 4 | 25 | | |
| Output hold times: | | | | ns | |
| Boundary-scan data | t_{JTKLDX} | 30 | — | | 5 |
| TDO | t_{JTKLOX} | 30 | — | | |

Table 54. I²C DC Electrical Characteristics (continued)

| | | | | | |
|------------------------------|----------------|---|----|----|---|
| Capacitance for each I/O pin | C _I | — | 10 | pF | — |
|------------------------------|----------------|---|----|----|---|

Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.
2. Refer to the *MPC8572E PowerQUICC™ III Integrated Host Processor Family Reference Manual* for information on the digital filter used.
3. I/O pins will obstruct the SDA and SCL lines if OV_{DD} is switched off.

13.2 I²C AC Electrical Specifications

Table 55 provides the AC timing parameters for the I²C interfaces.

Table 55. I²C AC Electrical Specifications

At recommended operating conditions with OV_{DD} of 3.3 V ± 5%. All values refer to V_{IH} (min) and V_{IL} (max) levels (see Table 2).

| Parameter | Symbol ¹ | Min | Max | Unit |
|--|---------------------|------------------------|------------------|------------------|
| SCL clock frequency | f _{I2C} | 0 | 400 | kHz ⁴ |
| Low period of the SCL clock | t _{I2CL} | 1.3 | — | μs |
| High period of the SCL clock | t _{I2CH} | 0.6 | — | μs |
| Setup time for a repeated START condition | t _{I2SVKH} | 0.6 | — | μs |
| Hold time (repeated) START condition (after this period, the first clock pulse is generated) | t _{I2SXKL} | 0.6 | — | μs |
| Data setup time | t _{I2DVKH} | 100 | — | ns |
| Data input hold time: | t _{I2DXKL} | — | — | μs |
| CBUS compatible masters | | 0 ² | — | |
| I ² C bus devices | | | | |
| Data output delay time | t _{I2OVKL} | — | 0.9 ³ | μs |
| Setup time for STOP condition | t _{I2PVKH} | 0.6 | — | μs |
| Bus free time between a STOP and START condition | t _{I2KHDX} | 1.3 | — | μs |
| Noise margin at the LOW level for each connected device (including hysteresis) | V _{NL} | 0.1 × OV _{DD} | — | V |
| Noise margin at the HIGH level for each connected device (including hysteresis) | V _{NH} | 0.2 × OV _{DD} | — | V |




Figure 44. Receiver of SerDes Reference Clocks

15.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8572E SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- **Differential Mode**

- The input amplitude of the differential clock must be between 400mV and 1600mV differential peak-peak (or between 200mV and 800mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800mV and greater than 200mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
- For **external DC-coupled** connection, as described in [Section 15.2.1, “SerDes Reference Clock Receiver Characteristics,”](#) the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV. [Figure 45](#) shows the SerDes reference clock input requirement for DC-coupled connection scheme.
- For **external AC-coupled** connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND_SRDS n . Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND_SRDS n). [Figure 46](#) shows the SerDes reference clock input requirement for AC-coupled connection scheme.

- **Single-ended Mode**

- The reference clock can also be single-ended. The SDn_REF_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from V_{min} to V_{max}) with $\overline{SDn_REF_CLK}$ either left unconnected or tied to ground.
- The SDn_REF_CLK input average voltage must be between 200 and 400 mV. [Figure 47](#) shows the SerDes reference clock input requirement for single-ended signaling mode.

Table 63. Differential Receiver (RX) Input Specifications (continued)

| Symbol | Parameter | Min | Nominal | Max | Units | Comments |
|---------------|------------|-----|---------|-----|-------|---|
| $L_{RX-SKEW}$ | Total Skew | — | — | 20 | ns | Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (for example, COM and one to five SKP Symbols) at the RX as well as any delay differences arising from the interconnect itself. |

Notes:

- No test load is necessarily associated with this value.
- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in [Figure 57](#) should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in [Figure 56](#)). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- A $T_{RX-EYE} = 0.40$ UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$ specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- The Receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D- line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50 ohms to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes - see [Figure 57](#)). Note: that the series capacitors CTX is optional for the return loss measurement.
- Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit does not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.

Table 72. Receiver AC Timing Specifications—1.25 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|--|----------|-------|------------|--------|--|
| | | Min | Max | | |
| Differential Input Voltage | V_{IN} | 200 | 1600 | mV p-p | Measured at receiver |
| Deterministic Jitter Tolerance | J_D | 0.37 | — | UI p-p | Measured at receiver |
| Combined Deterministic and Random Jitter Tolerance | J_{DR} | 0.55 | — | UI p-p | Measured at receiver |
| Total Jitter Tolerance ¹ | J_T | 0.65 | — | UI p-p | Measured at receiver |
| Multiple Input Skew | S_{MI} | — | 24 | ns | Skew at the receiver input between lanes of a multilane link |
| Bit Error Rate | BER | — | 10^{-12} | — | — |
| Unit Interval | UI | 800 | 800 | ps | +/- 100 ppm |

Note:

- Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of [Figure 59](#). The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

Table 73. Receiver AC Timing Specifications—2.5 GBaud

| Characteristic | Symbol | Range | | Unit | Notes |
|--|----------|-------|------------|--------|--|
| | | Min | Max | | |
| Differential Input Voltage | V_{IN} | 200 | 1600 | mV p-p | Measured at receiver |
| Deterministic Jitter Tolerance | J_D | 0.37 | — | UI p-p | Measured at receiver |
| Combined Deterministic and Random Jitter Tolerance | J_{DR} | 0.55 | — | UI p-p | Measured at receiver |
| Total Jitter Tolerance ¹ | J_T | 0.65 | — | UI p-p | Measured at receiver |
| Multiple Input Skew | S_{MI} | — | 24 | ns | Skew at the receiver input between lanes of a multilane link |
| Bit Error Rate | BER | — | 10^{-12} | — | — |
| Unit Interval | UI | 400 | 400 | ps | +/- 100 ppm |

Note:

- Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of [Figure 59](#). The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

Table 76. MPC8572E Pinout Listing (continued)

| Signal | Signal Name | Package Pin Number | Pin Type | Power Supply | Notes |
|--|------------------------------|--|----------|------------------|---------|
| D2_MBA[0:2] | Bank Select | Y1, W3, P3 | O | GV _{DD} | — |
| $\overline{\text{D2_MWE}}$ | Write Enable | AA2 | O | GV _{DD} | — |
| $\overline{\text{D2_MCAS}}$ | Column Address Strobe | AD1 | O | GV _{DD} | — |
| $\overline{\text{D2_MRAS}}$ | Row Address Strobe | AA1 | O | GV _{DD} | — |
| D2_MCKE[0:3] | Clock Enable | L3, L1, K1, K2 | O | GV _{DD} | 11 |
| $\overline{\text{D2_MCS}}[0:3]$ | Chip Select | AB1, AG2, AC1, AH2 | O | GV _{DD} | — |
| D2_MCK[0:5] | Clock | V4, F7, AJ3, V2, E7, AG4 | O | GV _{DD} | — |
| $\overline{\text{D2_MCK}}[0:5]$ | Clock Complements | V1, F8, AJ4, U1, E6, AG5 | O | GV _{DD} | — |
| D2_MODT[0:3] | On Die Termination | AE1, AG1, AE2, AH1 | O | GV _{DD} | — |
| D2_MDIC[0:1] | Driver Impedance Calibration | F1, G1 | I/O | GV _{DD} | 25 |
| Local Bus Controller Interface | | | | | |
| LAD[0:31] | Muxed Data/Address | M22, L22, F22, G22, F21, G21, E20, H22, K22, K21, H19, J20, J19, L20, M20, M19, E22, E21, L19, K19, G19, H18, E18, G18, J17, K17, K14, J15, H16, J14, H15, G15 | I/O | BV _{DD} | 34 |
| LDP[0:3] | Data Parity | M21, D22, A24, E17 | I/O | BV _{DD} | — |
| LA[27] | Burst Address | J21 | O | BV _{DD} | 5, 9 |
| LA[28:31] | Port Address | F20, K18, H20, G17 | O | BV _{DD} | 5, 7, 9 |
| $\overline{\text{LCS}}[0:4]$ | Chip Selects | B23, E16, D20, B25, A22 | O | BV _{DD} | 10 |
| $\overline{\text{LCS}}[5]/\overline{\text{DMA2_DREQ}}[1]$ | Chip Selects / DMA Request | D19 | I/O | BV _{DD} | 1, 10 |
| $\overline{\text{LCS}}[6]/\overline{\text{DMA2_DACK}}[1]$ | Chip Selects / DMA Ack | E19 | O | BV _{DD} | 1, 10 |
| $\overline{\text{LCS}}[7]/\overline{\text{DMA2_DDONE}}[1]$ | Chip Selects / DMA Done | C21 | O | BV _{DD} | 1, 10 |
| $\overline{\text{LWE}}[0]/\overline{\text{LBS}}[0]/\overline{\text{LFWE}}$ | Write Enable / Byte Select | D17 | O | BV _{DD} | 5, 9 |
| $\overline{\text{LWE}}[1]/\overline{\text{LBS}}[1]$ | Write Enable / Byte Select | F15 | O | BV _{DD} | 5, 9 |
| $\overline{\text{LWE}}[2]/\overline{\text{LBS}}[2]$ | Write Enable / Byte Select | B24 | O | BV _{DD} | 5, 9 |
| $\overline{\text{LWE}}[3]/\overline{\text{LBS}}[3]$ | Write Enable / Byte Select | D18 | O | BV _{DD} | 5, 9 |
| LALE | Address Latch Enable | F19 | O | BV _{DD} | 5, 8, 9 |
| LBCTL | Buffer Control | L18 | O | BV _{DD} | 5, 8, 9 |

Thermal

$$V_f > 0.40 \text{ V}$$

$$V_f < 0.90 \text{ V}$$

Operating range 2–300 μA

Diode leakage < 10 nA @ 125°C

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[e^{\frac{qV_f}{nKT}} - 1 \right]$$

Another useful equation is:

$$V_H - V_L = n \frac{KT}{q} \left[\ln \frac{I_H}{I_L} \right]$$

Where:

I_{fw} = Forward current

I_s = Saturation current

V_d = Voltage at diode

V_f = Voltage forward biased

V_H = Diode voltage while I_H is flowing

V_L = Diode voltage while I_L is flowing

I_H = Larger diode bias current

I_L = Smaller diode bias current

q = Charge of electron ($1.6 \times 10^{-19} \text{ C}$)

n = Ideality factor (normally 1.0)

K = Boltzman's constant ($1.38 \times 10^{-23} \text{ Joules/K}$)

T = Temperature (Kelvins)

The ratio of I_H to I_L is usually selected to be 10:1. The above simplifies to the following:

$$V_H - V_L = 1.986 \times 10^{-4} \times nT$$

Solving for T , the equation becomes:

$$nT = \frac{V_H - V_L}{1.986 \times 10^{-4}}$$

Figure 62 shows the PLL power supply filter circuits.





Figure 62. PLL Power Supply Filter Circuit

NOTE

It is recommended to have the minimum number of vias in the AV_{DD} trace for board layout. For example, zero vias might be possible if the AV_{DD} filter is placed on the component side. One via might be possible if it is placed on the opposite of the component side. Additionally, all traces for AV_{DD} and the filter components should be low impedance, 10 to 15 mils wide and short. This includes traces going to GND and the supply rails they are filtering.

The AV_{DD_SRDSn} signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the AV_{DD_SRDSn} ball to ensure it filters out as much noise as possible. The ground connection should be near the AV_{DD_SRDSn} ball. The 0.003- μ F capacitor is closest to the ball, followed by the two 2.2 μ F capacitors, and finally the 1 Ω resistor to the board supply plane. The capacitors are connected from AV_{DD_SRDSn} to the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be kept short, wide and direct.



1. An 0805 sized capacitor is recommended for system initial bring-up.

Figure 63. SerDes PLL Power Supply Filter

NOTE

AV_{DD_SRDSn} should be a filtered version of SV_{DD_SRDSn} .

NOTE

Signals on the SerDes interface are fed from the XV_{DD_SRDSn} power plane.

21.3 Decoupling Recommendations

Due to large address and data buses, and high operating frequencies, the device can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads.

21.10.3 SerDes 2 Interface (SGMII) Entirely Unused

If the high-speed SerDes 2 interface (SGMII) is not used at all, the unused pin should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD2_TX[3:0]
- $\overline{\text{SD2_TX}}[3:0]$
- Reserved pins: AF26, AF27

The following pins must be connected to XGND_SRDS2:

- SD2_RX[3:0]
- $\overline{\text{SD2_RX}}[3:0]$
- SD2_REF_CLK
- $\overline{\text{SD2_REF_CLK}}$

The POR configuration pin `cfg_srds_sgmii_en` on $\overline{\text{UART_RTS}}[1]$ can be used to power down SerDes 2 block for power saving. Note that both SVDD_SRDS2 and XVDD_SRDS2 must remain powered.

21.10.4 SerDes 2 Interface (SGMII) Partly Unused

If only part of the high speed SerDes 2 interface (SGMII) pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD2_TX[3:0]
- $\overline{\text{SD2_TX}}[3:0]$
- Reserved pins: AF26, AF27

The following pins must be connected to XGND_SRDS2:

- SD2_RX[3:0]
- $\overline{\text{SD2_RX}}[3:0]$