



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	1.5GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR2, DDR3
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	-40°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	1023-BFBGA, FCBGA
Supplier Device Package	1023-FCBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8572ecvtavnd

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Regular expression (regex) pattern matching
  - Built-in case insensitivity, wildcard support, no pattern explosion
  - Cross-packet pattern detection
  - Fast pattern database compilation and fast incremental updates
  - 16000 patterns, each up to 128 bytes in length
  - Patterns can be split into 256 sets, each of which can contain 16 subsets
- Stateful rule engine enables hardware execution of state-aware logic when a pattern is found
  - Useful for contextual searches, multi-pattern signatures, or for performing additional checks after a pattern is found
  - Capable of capturing and utilizing data from the data stream (such as LENGTH field) and using that information in subsequent pattern searches (for example, positive match only if pattern is detected within the number of bytes specified in the LENGTH field)
  - 8192 stateful rules
- Deflate engine
  - Supports decompression of DEFLATE compression format including zlib and gzip
  - Can work independently or in conjunction with the Pattern Matching Engine (that is decompressed data can be passed directly to the Pattern Matching Engine without further software involvement or memory copying)
- Two Table Lookup Units (TLU)
  - Hardware-based lookup engine offloads table searches from e500 cores
  - Longest prefix match, exact match, chained hash, and flat data table formats
  - Up to 32 tables, with each table up to 16M entries
  - 32-, 64-, 96-, or 128-bit keys
- Two I<sup>2</sup>C controllers
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset the I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- DUART
  - Two 4-wire interfaces (SIN, SOUT,  $\overline{\text{RTS}}$ ,  $\overline{\text{CTS}}$ )
  - Programming model compatible with the original 16450 UART and the PC16550D
- Enhanced local bus controller (eLBC)



Overview

- Ability to launch DMA from single write transaction
- Serial RapidIO interface unit
  - Supports RapidIO Interconnect Specification, Revision 1.2
  - Both 1x and 4x LP-serial link interfaces
  - Long- and short-haul electricals with selectable pre-compensation
  - Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
  - Auto-detection of 1x- and 4x-mode operation during port initialization
  - Link initialization and synchronization
  - Large and small size transport information field support selectable at initialization time
  - 34-bit addressing
  - Up to 256 bytes data payload
  - All transaction flows and priorities
  - Atomic set/clr/inc/dec for read-modify-write operations
  - Generation of IO\_READ\_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
  - Receiver-controlled flow control
  - Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
  - Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
  - Hardware recovery only
  - Register support is not required for software-mediated error recovery.
  - Accept-all mode of operation for fail-over support
  - Support for RapidIO error injection
  - Internal LP-serial and application interface-level loopback modes
  - Memory and PHY BIST for at-speed production test
- RapidIO–compliant message unit
  - 4 Kbytes of payload per message
  - Up to sixteen 256-byte segments per message
  - Two inbound data message structures within the inbox
  - Capable of receiving three letters at any mailbox
  - Two outbound data message structures within the outbox
  - Capable of sending three letters simultaneously
  - Single segment multicast to up to 32 devIDs
  - Chaining and direct modes in the outbox
  - Single inbound doorbell message structure
  - Facility to accept port-write messages

## NOTE

From a system standpoint, if any of the I/O power supplies ramp prior to the VDD core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-on reset, and extra current may be drawn by the device.

# **3** Power Characteristics

The estimated typical power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices with out the L in its part ordering is shown in Table 4.

CCB Frequency	Core Frequency	Typical-65 <sup>2</sup>	Typical-105 <sup>3</sup>	Maximum <sup>4</sup>	Unit
533	1067	12.3	17.8	18.5	W
533	1200	12.3	17.8	18.5	W
533	1333	16.3	22.8	24.5	W
600	1500	17.3	23.9	25.9	W

Table 4. MPC8572E	Power	Dissipation <sup>1</sup>	
		Dissipation	

Notes:

<sup>1</sup> This reflects the MPC8572E power dissipation excluding the power dissipation from B/G/L/O/T/XV<sub>DD</sub> rails.

 $^2~$  Typical-65 is based on V\_DD = 1.1 V, T\_j = 65 °C, running Dhrystone.

<sup>3</sup> Typical-105 is based on  $V_{DD}$  = 1.1 V,  $T_i$  = 105 °C, running Dhrystone.

<sup>4</sup> Maximum is based on  $V_{DD}$  = 1.1 V,  $T_j$  = 105 °C, running a smoke test.

The estimated typical power dissipation for the core complex bus (CCB) versus the core frequency for this family of PowerQUICC III devices with the L in its port ordering is shown in Table 5.

CCB Frequency	Core Frequency	Typical-65 <sup>2</sup>	Typical-105 <sup>3</sup>	Maximum <sup>4</sup>	Unit
533	1067	12	15	15.8	W
533	1200	12	15.5	16.3	W
533	1333	12	15.9	16.9	W
600	1500	13	18.7	20.0	W

Table 5. MPC8572EL Power Dissipation <sup>1</sup>

Notes:

<sup>1</sup> This reflects the MPC8572E power dissipation excluding the power dissipation from B/G/L/O/T/XV<sub>DD</sub> rails.

<sup>2</sup> Typical-65 is based on  $V_{DD}$  = 1.1 V, T<sub>j</sub> = 65 °C, running Dhrystone.

<sup>3</sup> Typical-105 is based on V<sub>DD</sub> = 1.1 V,  $T_i$  = 105 °C, running Dhrystone.

 $^4$  Maximum is based on V\_{DD} = 1.1 V, T\_j = 105 °C, running a smoke test.



Table 14 provides the current draw characteristics for  $MV_{REF}n$ .

Parameter / Condition		Symbol	Min	Max	Unit	Note
Current draw for MV <sub>REF</sub> n	DDR2 SDRAM	I <sub>MVREF</sub> n	—	1500	μΑ	1
	DDR3 SDRAM			1250		

Table 14. Current Draw Characteristics for MV<sub>REF</sub> n

1. The voltage regulator for MV<sub>RFF</sub>n must be able to supply up to 1500 μA or 1250 uA current for DDR2 or DDR3, respectively.

## 6.2 DDR2 and DDR3 SDRAM Interface AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that although the minimum data rate for most off-the-shelf DDR3 DIMMs available is 800 MHz, JEDEC specification does allow the DDR3 to run at the data rate as low as 606 MHz. Unless otherwise specified, the AC timing specifications described in this section for DDR3 is applicable for data rate between 606 MHz and 800 MHz, as long as the DC and AC specifications of the DDR3 memory to be used are compliant to both JEDEC specifications as well as the specifications and requirements described in this MPC8572E hardware specifications document.

## 6.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

Table 15, Table 16, and Table 17 provide the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

# Table 15. DDR2 SDRAM Interface Input AC Timing Specifications for 1.8-V Interface At recommended operating conditions with $GV_{DD}$ of 1.8 V ± 5%

Parameter		Symbol	Min	Мах	Unit	Notes
AC input low voltage	>=667 MHz	V <sub>ILAC</sub>	—	$MV_{REF}n - 0.20$	V	_
	<= 533 MHz		—	$MV_{REF}n - 0.25$		
AC input high voltage	>=667 MHz	V <sub>IHAC</sub>	$MV_{REF}n + 0.20$	—	V	—
_	<= 533 MHz		$MV_{REF}n + 0.25$	_		

## Table 16. DDR3 SDRAM Interface Input AC Timing Specifications for 1.5-V Interface

At recommended operating conditions with GV<sub>DD</sub> of 1.5 V ± 5%. DDR3 data rate is between 606 MHz and 800 MHz.

Parameter	Symbol	Min	Мах	Unit	Notes
AC input low voltage	V <sub>ILAC</sub>	_	MV <sub>REF</sub> <i>n</i> – 0.175	V	—
AC input high voltage	V <sub>IHAC</sub>	$MV_{REF}n + 0.175$	—	V	—



#### DDR2 and DDR3 SDRAM Controller

#### Table 17. DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.

Parameter	Symbol	Min	Max	Unit	Notes
Controller Skew for MDQS—MDQ/MECC	t <sub>CISKEW</sub>	—	_	ps	1, 2
800 MHz	_	-200	200	—	—
667 MHz	_	-240	240	—	—
533 MHz	_	-300	300	—	—
400 MHz	_	-365	365		—

Note:

1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that is captured with MDQS[n]. This should be subtracted from the total timing budget.

 The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be determined by the following equation: tDISKEW =+/-(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the absolute value of tCISKEW.

Figure 3 shows the DDR2 and DDR3 SDRAM interface input timing diagram.




Figure 3. DDR2 and DDR3 SDRAM Interface Input Timing Diagram

## 6.2.2 DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

Table 18 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.

## Table 18. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications

At recommended operating conditions with  $GV_{DD}$  of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit	Notes
MCK[n] cycle time	t <sub>MCK</sub>	2.5	5	ns	2
ADDR/CMD output setup with respect to MCK	t <sub>DDKHAS</sub>			ns	3



Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

# 7.2 DUART AC Electrical Specifications

Table 22 provides the AC timing parameters for the DUART interface.

## Table 22. DUART AC Timing Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3V ± 5%.

Parameter	Value	Unit	Notes
Minimum baud rate	f <sub>CCB</sub> /1,048,576	baud	1, 2
Maximum baud rate	f <sub>CCB</sub> /16	baud	1, 2, 3
Oversample rate	16	_	1, 4

#### Notes:

1. Guaranteed by design

- 2. f<sub>CCB</sub> refers to the internal platform clock frequency.
- 3. Actual attainable baud rate is limited by the latency of interrupt processing.
- 4. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

# 8 Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

This section provides the AC and DC electrical characteristics for the enhanced three-speed Ethernet controller.

## 8.1 Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—FIFO/GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics

The electrical characteristics specified here apply to all FIFO mode, gigabit media independent interface (GMII), media independent interface (MII), ten-bit interface (TBI), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), and reduced media independent interface (RMII) signals except management data input/output (MDIO) and management data clock (MDC), and serial gigabit media independent interface (SGMII). The RGMII, RTBI and FIFO mode interfaces are defined for 2.5 V, while the GMII, MII, RMII, and TBI interfaces can operate at both 2.5 V and 3.3V.

The GMII, MII, or TBI interface timing is compliant with IEEE 802.3. The RGMII and RTBI interfaces follow the Reduced Gigabit Media-Independent Interface (RGMII) Specification Version 1.3 (12/10/2000). The RMII interface follows the RMII Consortium RMII Specification Version 1.2 (3/20/1998).

The electrical characteristics for MDIO and MDC are specified in Section 9, "Ethernet Management Interface Electrical Characteristics."

The electrical characteristics for SGMII is specified in Section 8.3, "SGMII Interface Electrical Characteristics." The SGMII interface conforms (with exceptions) to the Serial-GMII Specification Version 1.8.



Table 24, MIL GMIL	RMIL RGI	/III. TBI. RTB	I, and FIFO DC Electrica	Characteristics	(continued)
	,,	, , , , , , , , , , , , , , , , , , , ,			ooninaca)

Parameters	Symbol	Min	Мах	Unit	Notes
Input high current $(V_{IN} = LV_{DD}, V_{IN} = TV_{DD})$	IIH	_	10	μΑ	1, 2,3
Input low current (V <sub>IN</sub> = GND)	Ι <sub>ΙL</sub>	-15	_	μΑ	3

Note:

<sup>1</sup>  $LV_{DD}$  supports eTSECs 1 and 2.

 $^{2}$  TV<sub>DD</sub> supports eTSECs 3 and 4 or FEC.

 $^3$  Note that the symbol V<sub>IN</sub>, in this case, represents the LV<sub>IN</sub> and TV<sub>IN</sub> symbols referenced in Table 1.

# 8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

## 8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, because they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSEC*n*'s TSEC*n*\_TX\_CLK, while the receive clock must be applied to pin TSEC*n*\_RX\_CLK. The eTSEC internally uses the transmit clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back on the TSEC*n*\_GTX\_CLK pin (while transmit data appears on TSEC*n*\_TXD[7:0], for example). It is intended that external receivers capture eTSEC transmit data using the clock on TSEC*n*\_GTX\_CLK as a source-synchronous timing reference. Typically, the clock edge that launched the data can be used, because the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is a relationship between the maximum FIFO speed and the platform (CCB) frequency. For more information see Section 4.5, "Platform to eTSEC FIFO Restrictions."

Table 25 and Table 26 summarize the FIFO AC specifications.

## Table 25. FIFO Mode Transmit AC Timing Specification

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 2.5V ± 5%

Parameter/Condition	Symbol	Min	Тур	Max	Unit
TX_CLK, GTX_CLK clock period <sup>1</sup>	t <sub>FIT</sub>	5.3	8.0	100	ns
TX_CLK, GTX_CLK duty cycle	t <sub>FITH</sub> /t <sub>FIT</sub>	45	50	55	%



Figure 17 shows the TBI receive the timing diagram.




Figure 17. TBI Single-Clock Mode Receive AC Timing Diagram

## 8.2.6 **RGMII and RTBI AC Timing Specifications**

Table 34 presents the RGMII and RTBI AC timing specifications.

### Table 34. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $\text{LV}_{\text{DD}}/\text{TV}_{\text{DD}}$  of 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit
Data to clock output skew (at transmitter)	t <sub>SKRGT</sub>	-500	0	500	ps
Data to clock input skew (at receiver) <sup>2</sup>	t <sub>SKRGT</sub>	1.0	_	2.8	ns
Clock period <sup>3</sup>	t <sub>RGT</sub>	7.2	8.0	8.8	ns
Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 4</sup>	t <sub>RGTH</sub> /t <sub>RGT</sub>	40	50	60	%
Rise time (20%–80%)	t <sub>rgtr</sub>	—	_	0.75	ns
Fall time (20%–80%)	t <sub>RGTF</sub>	—	_	0.75	ns

#### Notes:

- 1. Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.

## Ethernet: Enhanced Three-Speed Ethernet (eTSEC)




Figure 24. SGMII Receiver Input Compliance Mask




Figure 25. SGMII AC Test/Measurement Load






Figure 44. Receiver of SerDes Reference Clocks

## 15.2.2 DC Level Requirement for SerDes Reference Clocks

The DC level requirement for the MPC8572E SerDes reference clock inputs is different depending on the signaling mode used to connect the clock driver chip and SerDes reference clock inputs as described below.

- Differential Mode
  - The input amplitude of the differential clock must be between 400mV and 1600mV differential peak-peak (or between 200mV and 800mV differential peak). In other words, each signal wire of the differential pair must have a single-ended swing less than 800mV and greater than 200mV. This requirement is the same for both external DC-coupled or AC-coupled connection.
  - For external DC-coupled connection, as described in Section 15.2.1, "SerDes Reference Clock Receiver Characteristics," the maximum average current requirements sets the requirement for average voltage (common mode voltage) to be between 100 mV and 400 mV.
     Figure 45 shows the SerDes reference clock input requirement for DC-coupled connection scheme.
  - For external AC-coupled connection, there is no common mode voltage requirement for the clock driver. Because the external AC-coupling capacitor blocks the DC level, the clock driver and the SerDes reference clock receiver operate in different command mode voltages. The SerDes reference clock receiver in this connection scheme has its common mode voltage set to SGND\_SRDSn. Each signal wire of the differential inputs is allowed to swing below and above the command mode voltage (SGND\_SRDSn). Figure 46 shows the SerDes reference clock input requirement for AC-coupled connection scheme.
- Single-ended Mode
  - The reference clock can also be single-ended. The SDn\_REF\_CLK input amplitude (single-ended swing) must be between 400 mV and 800 mV peak-peak (from Vmin to Vmax) with SDn\_REF\_CLK either left unconnected or tied to ground.
  - The SDn\_REF\_CLK input average voltage must be between 200 and 400 mV. Figure 47 shows the SerDes reference clock input requirement for single-ended signaling mode.





## • Section 17, "Serial RapidIO"

Note that external AC Coupling capacitor is required for the above three serial transmission protocols with the capacitor value defined in specification of each protocol section.

# 16 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8572E.

# 16.1 <u>DC Requirements</u> for PCI Express SD1\_REF\_CLK and SD1\_REF\_CLK

For more information, see Section 15.2, "SerDes Reference Clocks."

## 16.2 AC Requirements for PCI Express SerDes Reference Clocks

 Table 61 lists AC requirements.

Symbol	Parameter Description	Min	Typical	Max	Units	Notes
t <sub>REF</sub>	REFCLK cycle time	_	10	_	ns	1
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	—	—	100	ps	_
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location	-50		50	ps	

## Table 61. SD1\_REF\_CLK and SD1\_REF\_CLK AC Requirements

Notes:

1. Typical cycle time is based on PCI Express Card Electromechanical Specification Revision 1.0a.

# 16.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a +/-300 ppm tolerance.


# 16.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer, Use the PCI Express Base Specification. REV. 1.0a document.

## 16.4.1 Differential Transmitter (TX) Output

Table 62 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.







## 16.4.3 Differential Receiver (RX) Input Specifications

Table 63 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

Symbol	Parameter	Min	Nominal	Max	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
V <sub>RX-DIFFp-p</sub>	Differential Input Peak-to-Peak Voltage	0.175	_	1.200	V	$V_{RX-DIFFp-p} = 2^*  V_{RX-D+} - V_{RX-D-} $ See Note 2.
T <sub>RX-EYE</sub>	Minimum Receiver Eye Width	0.4			UI	The maximum interconnect media and Transmitter jitter that can be tolerated by the Receiver can be derived as $T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI. See Notes 2 and 3.

Table 63. Differential Receiver (RX) Input Specifications



Characteristic	Symbol	Range		Unit	Notes
Gharacteristic	Symbol	Min	Max	Unit	NOLES
Differential Input Voltage	V <sub>IN</sub>	200	1600	mV p-p	Measured at receiver
Deterministic Jitter Tolerance	J <sub>D</sub>	0.37	_	UI p-p	Measured at receiver
Combined Deterministic and Random Jitter Tolerance	J <sub>DR</sub>	0.55	_	UI p-p	Measured at receiver
Total Jitter Tolerance <sup>1</sup>	J <sub>T</sub>	0.65	_	UI p-p	Measured at receiver
Multiple Input Skew	S <sub>MI</sub>	—	24	ns	Skew at the receiver input between lanes of a multilane link
Bit Error Rate	BER	—	10 <sup>-12</sup>	—	_
Unit Interval	UI	800	800	ps	+/- 100 ppm

#### Table 72. Receiver AC Timing Specifications—1.25 GBaud

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 59. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.

Characteristic	Range			Unit	Notes			
Characteristic	Symbol	Min	Мах	Unit	Notes			
Differential Input Voltage	V <sub>IN</sub>	200	1600	mV p-p	Measured at receiver			
Deterministic Jitter Tolerance	J <sub>D</sub>	0.37	—	UI p-p	Measured at receiver			
Combined Deterministic and Random Jitter Tolerance	J <sub>DR</sub>	0.55	—	UI p-p	Measured at receiver			
Total Jitter Tolerance <sup>1</sup>	J <sub>T</sub>	0.65	—	UI p-p	Measured at receiver			
Multiple Input Skew	S <sub>MI</sub>	_	24	ns	Skew at the receiver input between lanes of a multilane link			
Bit Error Rate	BER	—	10 <sup>-12</sup>	—	—			
Unit Interval	UI	400	400	ps	+/– 100 ppm			

### Table 73. Receiver AC Timing Specifications—2.5 GBaud

Note:

1. Total jitter is composed of three components, deterministic jitter, random jitter and single frequency sinusoidal jitter. The sinusoidal jitter may have any amplitude and frequency in the unshaded region of Figure 59. The sinusoidal jitter component is included to ensure margin for low frequency jitter, wander, noise, crosstalk and other variable system effects.



link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100 \Omega$  resistive +/- 5% differential to 2.5 GHz.

## 17.8.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 Volts differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

## 17.8.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of 100  $\Omega$  resistive +/- 5% differential to 2.5 GHz.

## 17.8.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 17.6, "Receiver Specifications," and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in Figure 60 and Table 75. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in Section 17.6, "Receiver Specifications," is then added to the signal and the test load is replaced by the receiver being tested.

# **18 Package Description**

This section describes package parameters, pin assignments, and dimensions.



Package Description

# 18.1 Package Parameters for the MPC8572E FC-PBGA

The package parameters are as provided in the following list. The package type is  $33 \text{ mm} \times 33 \text{ mm}$ , 1023 flip chip plastic ball grid array (FC-PBGA).

Package outline	$33 \text{ mm} \times 33 \text{ mm}$
I ackage outline	55 IIIII × 55 IIIII
Interconnects	1023
Ball Pitch	1 mm
Ball Diameter (Typical)	0.6 mm
Solder Balls	63% Sn
	37% Pb
Solder Balls (Lead-Free)	96.5% Sn
	3.5% Ag



Table 76. MPC8572E Pinout Listing (continued)
---

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
MSRCID[0:1]	Memory Debug Source Port ID	U27, T29	0	OV <sub>DD</sub>	5, 9, 30
MSRCID[2:4]	Memory Debug Source Port ID	U28, W24, W28	0	OV <sub>DD</sub>	21
MDVAL	Memory Debug Data Valid	V26	0	OV <sub>DD</sub>	2, 21
CLK_OUT	Clock Out	U32	0	OV <sub>DD</sub>	11
	Clock	κ			
RTC	Real Time Clock	V25	I	OV <sub>DD</sub>	—
SYSCLK	System Clock	Y32	I	OV <sub>DD</sub>	—
DDRCLK	DDR Clock	AA29	I	OV <sub>DD</sub>	31
	JTAG	;	L		1
тск	Test Clock	T28	I	OV <sub>DD</sub>	
TDI	Test Data In	T27	I	OV <sub>DD</sub>	12
TDO	Test Data Out	T26	0	OV <sub>DD</sub>	—
TMS	Test Mode Select	U26	I	OV <sub>DD</sub>	12
TRST	Test Reset	AA32	I	OV <sub>DD</sub>	12
	DFT				
L1_TSTCLK	L1 Test Clock	V32	I	OV <sub>DD</sub>	18
L2_TSTCLK	L2 Test Clock	V31	I	OV <sub>DD</sub>	18
LSSD_MODE	LSSD Mode	N24	I	OV <sub>DD</sub>	18
TEST_SEL	Test Select 0	K28	I	OV <sub>DD</sub>	18
	Power Mana	gement			
ASLEEP	Asleep	P28	0	OV <sub>DD</sub>	9, 15, 21



Package Description

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
VDD	Core, L2, Logic Supply	L14, M13, M15, M17, N12, N14, N16, N20, N22, P11, P13, P15, P17, P19, P21, P23, R12, R14, R16, R18, R20, R22, T13, T15, T19, T21, T23, U12, U14, U18, U20, U22, V13, V15, V17, V19, V21, W12, W14, W16, W18, W20, W22, Y13, Y15, Y17, Y19, Y21, AA12, AA14, AA16, AA18, AA20, AB13		VDD	
SVDD_SRDS1	SerDes Core 1 Logic Supply (xcorevdd)	C31, D29, E28, E32, F30, G28, G31, H29, K30, L31, M29, N32, P30	_	_	
SVDD_SRDS2	SerDes Core 2 Logic Supply (xcorevdd)	AD32, AF31, AG29, AJ32, AK29, AK30	_	—	_
XVDD_SRDS1	SerDes1 Transceiver Supply (xpadvdd)	C26, D24, E27, F25, G26, H24, J27, K25, L26, M24, N27	_	—	_
XVDD_SRDS2	SerDes2 Transceiver Supply (xpadvdd)	AD24, AD28, AE26, AF25, AG27, AH24, AJ26	_	—	_
AVDD_LBIU	Local Bus PLL Supply	A19	_	—	19
AVDD_DDR	DDR PLL Supply	AM20	_	—	19
AVDD_CORE0	CPU PLL Supply	B18	_	—	19
AVDD_CORE1	CPU PLL Supply	A17	_	—	19
AVDD_PLAT	Platform PLL Supply	AB32	_	—	19
AVDD_SRDS1	SerDes1 PLL Supply	J29	_	_	19
AVDD_SRDS2	SerDes2 PLL Supply	AH29	_	—	19
SENSEVDD	VDD Sensing Pin	N18	_	_	13
SENSEVSS	GND Sensing Pin	P18			13
	Analog S	ignals			
MVREF1	SSTL_1.8 Reference Voltage	C16	I	GV <sub>DD</sub> /2	_
MVREF2	SSTL_1.8 Reference Voltage	AM19	I	GV <sub>DD</sub> /2	_
		1			

## Table 76. MPC8572E Pinout Listing (continued)



#### Table 76. MPC8572E Pinout Listing (continued)

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes		
25 When exercise in DDP2 mode, connect Dp. MDIC[0] to ground through 19.2.0 (full strength mode) or 26.4.0 (holf strength							

25. When operating in DDR2 mode, connect Dn\_MDIC[0] to ground through 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor, and connect Dn\_MDIC[1] to GVDD through 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor. When operating in DDR3 mode, connect Dn\_MDIC[0] to ground through 20-Ω (full-strength mode) or 40-Ω (half-strength mode) precision 1% resistor, and connect Dn\_% resistor, and connect Dn\_MDIC[1] to GVDD through 20-Ω (full-strength mode) or 40-Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.

- 26. These pins should be connected to XVDD\_SRDS1.
- 27. These pins should be pulled to ground (XGND\_SRDS1) through a 300- $\Omega$  (±10%) resistor.
- 28. These pins should be left floating.
- 29. These pins should be pulled up to TVDD through a 2–10 K $\Omega$  resistor.
- 30. These pins have other manufacturing or debug test functions. It is recommended to add both pull-up resistor pads to OVDD and pull-down resistor pads to GND on board to support future debug testing when needed.
- 31. DDRCLK input is only required when the MPC8572E DDR controller is running in asynchronous mode. When the DDR controller is configured to run in synchronous mode via POR setting cfg\_ddr\_pll[0:2]=111, the DDRCLK input is not required. It is recommended to tie it off to GND when DDR controller is running in synchronous mode. See the MPC8572E PowerQUICC<sup>™</sup> III Integrated Host Processor Family Reference Manual Rev.0, Table 4-3 in section 4.2.2 "Clock Signals", section 4.4.3.2 "DDR PLL Ratio" and Table 4-10 "DDR Complex Clock PLL Ratio" for more detailed description regarding DDR controller operation in asynchronous and synchronous modes.
- 32. EC\_GTX\_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: GMII, TBI, RGMII and RTBI. If none of the eTSEC ports is operating in these modes, the EC\_GTX\_CLK125 input can be tied off to GND.
- 33. These pins should be pulled to ground (GND).
- 34. These pins are sampled at POR for General Purpose configuration use by software. Their value has no impact on the functionality of the hardware.



# 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8572E.

# 21.1 System Clocking

The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 19.2, "CCB/SYSCLK PLL Ratio." The MPC8572E includes seven PLLs, with the following functions:

- Two core PLLs have ratios that are individually configurable. Each e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 19.3, "e500 Core PLL Ratio."
- The DDR complex PLL generates the clocking for the DDR controllers.
- The local bus PLL generates the clock for the local bus.
- The PLL for the SerDes1 module is used for PCI Express and Serial Rapid IO interfaces.
- The PLL for the SerDes2 module is used for the SGMII interface.

# 21.2 Power Supply Design

## 21.2.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins  $(AV_{DD}PLAT, AV_{DD}CORE0, AV_{DD}CORE1, AV_{DD}DDR, AV_{DD}LBIU, AV_{DD}SRDS1 and AV_{DD}SRDS2 respectively).$  The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 62, one to each of the  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 1023 FC-PBGA footprint, without the inductance of vias.



**Document Revision History** 

Rev. Number	Date	Substantive Change(s)
6	06/2014	<ul> <li>Updated Table 76, "MPC8572E Pinout Listing," TDO signal is not driven during HRSET* assertion.</li> <li>In Table 86, "Part Numbering Nomenclature—Rev 2.2.1," added full Pb-free part code.</li> </ul>
5	01/2011	<ul> <li>Editorial changes throughout</li> <li>Updated Table 4, "MPC8572E Power Dissipation," to include low power product.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," defined PPC as "Prototype" and changed table headings to say "Package Sphere Type".</li> <li>Added Table 86, "Part Numbering Nomenclature—Rev 2.2.1."</li> </ul>
4	06/2010	<ul> <li>In Section 18.3, "Pinout Listings," updated Table 76 showing GPINOUT power rail as BVDD.</li> <li>Updated Section 14.1, "GPIO DC Electrical Characteristics."</li> </ul>
3	03/2010	<ul> <li>In Section 2.1, "Overall DC Electrical Characteristics," changed GPIO power from OVDD to BVDD.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," added Table 87 for Rev 2.1 silicon.</li> <li>In Section 22.1, "Part Numbers Fully Addressed by this Document," updated Table 88 for Rev 1.1.1 silicon.</li> </ul>
2	06/2009	<ul> <li>In Section 3, "Power Characteristics," updated CCB Max to 533MHz for 1200MHz core device in Table 5, "MPC8572EL Power Dissipation."</li> <li>In Section 4.4, "DDR Clock Timing," changed DDRCLK Max to 100MHz. This change was announced in Product Bulletin #13572.</li> <li>Clarified restrictions in Section 4.5, "Platform to eTSEC FIFO Restrictions."</li> <li>In Table 9, "RESET Initialization Timing Specifications," added note 2.</li> <li>Added Section 14, "GPIO."</li> <li>In Section 18.1, "Package Parameters for the MPC8572E FC-PBGA," updated material composition to 63% Sn, 37% Pb.</li> <li>In Section 18.2, "Mechanical Dimensions of the MPC8572E FC-PBGA, updated Figure 61 to correct the package thickness and top view.</li> <li>In Section 19.1, "Clock Ranges," updated CCB Max to 533MHz for 1200MHz core device in Table 77, "MPC8572E Processor Core Clocking Specifications."</li> <li>In Section 19.5.2, "Minimum Platform Frequency Requirements for High-Speed Interfaces," changed minimum CCB clock frequency for proper PCI Express operation.</li> <li>Added LPBSE to description of LGPL4/LGTA/LUPWAIT/LPBSE/LFRB signal in Table 76, "MPC8572E Pinout Listing."</li> <li>Corrected supply voltage for GPIO pins in Table 76, "MPC8572E Pinout Listing."</li> <li>Applied note regarding MDIC in Table 76, "MPC8572E Pinout Listing."</li> <li>Added note for LAD pins in Table 76, "MPC8572E Pinout Listing."</li> <li>Updated Table 88, ",Part Numbering Nomenclature—Rev 1.1.1" with Rev 2.0 and Rev 2.1 part number information. Added note indicating that silicon version 2.0 is available for prototype purposes only and will not be available as a qualified device.</li> </ul>
1	08/2008	• In Section 22.1, "Part Numbers Fully Addressed by this Document," added SVR information in, Table 88 "Part Numbering Nomenclature—Rev 1.1.1," for devices without Security Engine feature.
0	07/2008	Initial release.