# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

| Product Status                  | Obsolete   |
|---------------------------------|--|
| Core Processor                  | PowerPC e500   |
| Number of Cores/Bus Width       | 2 Core, 32-Bit   |
| Speed                           | 1.067GHz   |
| Co-Processors/DSP               | Signal Processing; SPE, Security; SEC                                  |
| RAM Controllers                 | DDR2, DDR3   |
| Graphics Acceleration           | No   |
| Display & Interface Controllers | -  |
| Ethernet                        | 10/100/1000Mbps (4)  |
| SATA                            | -  |
| USB                             | -  |
| Voltage - I/O                   | 1.5V, 1.8V, 2.5V, 3.3V   |
| Operating Temperature           | 0°C ~ 105°C (TA)   |
| Security Features               | Cryptography, Random Number Generator                                  |
| Package / Case                  | 1023-BFBGA, FCBGA  |
| Supplier Device Package         | 1023-FCBGA (33x33)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8572evtarlb |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 14 provides the current draw characteristics for  $MV_{REF}n$ .

| Parameter / Cond                     | lition     | Symbol               | Min | Max  | Unit | Note |
|--------------------------------------|------------|----------------------|-----|------|------|------|
| Current draw for MV <sub>REF</sub> n | DDR2 SDRAM | I <sub>MVREF</sub> n | —   | 1500 | μA   | 1    |
|                                      | DDR3 SDRAM |                      |     | 1250 |      |      |

Table 14. Current Draw Characteristics for MV<sub>REF</sub> n

1. The voltage regulator for MV<sub>RFF</sub>n must be able to supply up to 1500 μA or 1250 uA current for DDR2 or DDR3, respectively.

## 6.2 DDR2 and DDR3 SDRAM Interface AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM controller interface. The DDR controller supports both DDR2 and DDR3 memories. Note that although the minimum data rate for most off-the-shelf DDR3 DIMMs available is 800 MHz, JEDEC specification does allow the DDR3 to run at the data rate as low as 606 MHz. Unless otherwise specified, the AC timing specifications described in this section for DDR3 is applicable for data rate between 606 MHz and 800 MHz, as long as the DC and AC specifications of the DDR3 memory to be used are compliant to both JEDEC specifications as well as the specifications and requirements described in this MPC8572E hardware specifications document.

## 6.2.1 DDR2 and DDR3 SDRAM Interface Input AC Timing Specifications

Table 15, Table 16, and Table 17 provide the input AC timing specifications for the DDR controller when interfacing to DDR2 and DDR3 SDRAM.

# Table 15. DDR2 SDRAM Interface Input AC Timing Specifications for 1.8-V Interface At recommended operating conditions with $GV_{DD}$ of 1.8 V ± 5%

| Parameter             |            | Symbol            | Symbol Min         |                                  | Unit | Notes |
|-----------------------|------------|-------------------|--------------------|----------------------------------|------|-------|
| AC input low voltage  | >=667 MHz  | V <sub>ILAC</sub> | —                  | $MV_{REF}n - 0.20$               | V    | —     |
|                       | <= 533 MHz |                   | —                  | MV <sub>REF</sub> <i>n</i> -0.25 |      |       |
| AC input high voltage | >=667 MHz  | V <sub>IHAC</sub> | $MV_{REF}n + 0.20$ | —                                | V    | —     |
| _                     | <= 533 MHz |                   | $MV_{REF}n + 0.25$ | —                                |      |       |

## Table 16. DDR3 SDRAM Interface Input AC Timing Specifications for 1.5-V Interface

At recommended operating conditions with GV<sub>DD</sub> of 1.5 V ± 5%. DDR3 data rate is between 606 MHz and 800 MHz.

| Parameter             | Symbol            | Min                 | Max                                | Unit | Notes |
|-----------------------|-------------------|---------------------|------------------------------------|------|-------|
| AC input low voltage  | V <sub>ILAC</sub> | —                   | MV <sub>REF</sub> <i>n</i> – 0.175 | V    | —     |
| AC input high voltage | V <sub>IHAC</sub> | $MV_{REF}n + 0.175$ | _                                  | V    | _     |



Figure 17 shows the TBI receive the timing diagram.



Figure 17. TBI Single-Clock Mode Receive AC Timing Diagram

## 8.2.6 **RGMII and RTBI AC Timing Specifications**

Table 34 presents the RGMII and RTBI AC timing specifications.

### Table 34. RGMII and RTBI AC Timing Specifications

At recommended operating conditions with  $\text{LV}_{\text{DD}}/\text{TV}_{\text{DD}}$  of 2.5 V ± 5%.

| Parameter/Condition                                    | Symbol <sup>1</sup>                 | Min  | Тур | Мах  | Unit |
|--|-------------------------------------|------|-----|------|------|
| Data to clock output skew (at transmitter)             | t <sub>SKRGT</sub>                  | -500 | 0   | 500  | ps   |
| Data to clock input skew (at receiver) <sup>2</sup>    | t <sub>SKRGT</sub>                  | 1.0  | —   | 2.8  | ns   |
| Clock period <sup>3</sup>                              | t <sub>RGT</sub>                    | 7.2  | 8.0 | 8.8  | ns   |
| Duty cycle for 10BASE-T and 100BASE-TX <sup>3, 4</sup> | t <sub>RGTH</sub> /t <sub>RGT</sub> | 40   | 50  | 60   | %    |
| Rise time (20%–80%)                                    | t <sub>rgtr</sub>                   | —    | —   | 0.75 | ns   |
| Fall time (20%–80%)                                    | t <sub>RGTF</sub>                   | _    | _   | 0.75 | ns   |

#### Notes:

- 1. Note that, in general, the clock reference symbol representation for this section is based on the symbols RGT to represent RGMII and RTBI timing. For example, the subscript of t<sub>RGT</sub> represents the TBI (T) receive (RX) clock. Note also that the notation for rise (R) and fall (F) times follows the clock symbol that is being represented. For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (RGT).
- 2. This implies that PC board design requires clocks to be routed such that an additional trace delay of greater than 1.5 ns will be added to the associated clock signal.
- 3. For 10 and 100 Mbps,  $t_{RGT}$  scales to 400 ns ± 40 ns and 40 ns ± 4 ns, respectively.
- 4. Duty cycle may be stretched/shrunk during speed changes or while transitioning to a received packet's clock domains as long as the minimum duty cycle is not violated and stretching occurs for no more than three t<sub>RGT</sub> of the lowest speed transitioned between.



Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

## 8.3.3 SGMII Transmitter and Receiver DC Electrical Characteristics

Table 38 and Table 39 describe the SGMII SerDes transmitter and receiver AC-Coupled DC electrical characteristics. Transmitter DC characteristics are measured at the transmitter outputs (SD2\_TX[n] and SD2\_TX[n]) as depicted in Figure 23.

| Parameter                                     | Symbol               | Min  | Тур | Max  | Unit | Notes                       |
|---|----------------------|--|-----|--|------|-----------------------------|
| Supply Voltage                                | $\rm XV_{DD\_SRDS2}$ | 1.045  | 1.1 | 1.155  | V    | —                           |
| Output high voltage                           | VOH                  | _  | _   | XV <sub>DD_SRDS2-Typ</sub> /2<br>+  V <sub>OD</sub>   <sub>-max</sub> /2 | mV   | 1                           |
| Output low voltage                            | VOL                  | XV <sub>DD_SRDS2-Typ</sub> /2<br>-  V <sub>OD</sub>   <sub>-max</sub> /2 |     |  | mV   | 1                           |
| Output ringing                                | V <sub>RING</sub>    | _  | —   | 10   | %    | —                           |
|   |                      | 359  | 550 | 791  |      | Equalization setting: 1.0x  |
|   | V <sub>OD</sub>      | 329  | 505 | 725  |      | Equalization setting: 1.09x |
| Output differential units and 2, 3, 5         |                      | 299  | 458 | 659  |      | Equalization setting: 1.2x  |
|   |                      | 270  | 414 | 594  | mV   | Equalization setting: 1.33x |
|   |                      | 239  | 367 | 527  |      | Equalization setting: 1.5x  |
|   |                      | 210  | 322 | 462  |      | Equalization setting: 1.71x |
|   |                      | 180  | 275 | 395  |      | Equalization setting: 2.0x  |
| Output offset voltage                         | V <sub>OS</sub>      | 473  | 550 | 628  | mV   | 1, 4                        |
| Output impedance (single-ended)               | R <sub>O</sub>       | 40   | _   | 60   | Ω    | —                           |
| Mismatch in a pair                            | $\Delta R_{O}$       | _  | _   | 10   | %    | —                           |
| Change in V <sub>OD</sub> between "0" and "1" | $\Delta  V_{OD} $    |  |     | 25   | mV   |                             |

## Table 38. SGMII DC Transmitter Electrical Characteristics



| Parameter                                     | Symbol                            | Min | Тур | Мах | Unit | Notes |
|---|-----------------------------------|-----|-----|-----|------|-------|
| Change in V <sub>OS</sub> between "0" and "1" | $\Delta V_{OS}$                   | —   | -   | 25  | mV   | _     |
| Output current on short to GND                | I <sub>SA</sub> , I <sub>SB</sub> | —   | _   | 40  | mA   | _     |

Table 38. SGMII DC Transmitter Electrical Characteristics (continued)

Note:

1. This will not align to DC-coupled SGMII.  $XV_{DD\_SRDS2-Typ}$ =1.1 V.

2. |V<sub>OD</sub>| = |V<sub>SD2\_TXn</sub> - V<sub>SD2\_TXn</sub>|. |V<sub>OD</sub>| is also referred as output differential peak voltage. V<sub>TX-DIFFp-p</sub> = 2\*|V<sub>OD</sub>|.

3. The |V<sub>OD</sub>| value shown in the table assumes the following transmit equalization setting in the XMITEQAB (for SerDes 2 lanes A & B) or XMITEQEF (for SerDes 2 lanes E & E) bit field of MPC8572E's SerDes 2 Control Register:

•The MSbit (bit 0) of the above bit field is set to zero (selecting the full V<sub>DD-DIFF-p-p</sub> amplitude - power up default);

•The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.

4. V<sub>OS</sub> is also referred to as output common mode voltage.

5.The |V<sub>OD</sub>| value shown in the Typ column is based on the condition of XV<sub>DD\_SRDS2-Typ</sub>=1.1V, no common mode offset variation (V<sub>OS</sub> =550mV), SerDes2 transmitter is terminated with 100-Ω differential load between SD2\_TX[n] and SD2\_TX[n].



Figure 22. 4-Wire AC-Coupled SGMII Serial Link Connection Example



Table 49. Local Bus General Timing Parameters (BV<sub>DD</sub> = 3.3 V DC)—PLL Enabled (continued)

At recommended operating conditions with  $\mathsf{BV}_{\mathsf{DD}}$  of 3.3 V ± 5%. (continued)

| Parameter  | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Local bus clock to LALE assertion                                  | t <sub>LBKHOV4</sub> | —   | 2.3 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)         | t <sub>LBKHOX1</sub> | 0.7 | —   | ns   | 3     |
| Output hold from local bus clock for LAD/LDP                       | t <sub>LBKHOX2</sub> | 0.7 | —   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | t <sub>LBKHOZ1</sub> | —   | 2.5 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP               | t <sub>LBKHOZ2</sub> | —   | 2.5 | ns   | 5     |

Note:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 3.3-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 8. Guaranteed by design.

Table 50 describes the general timing parameters of the local bus interface at  $BV_{DD} = 2.5 \text{ V DC}$ .

| Tabl | e 50. L | ocal B | lus | Gene | eral | l Tin | ning F | Parameters | (BV <sub>DD</sub> | = 2.5 \ | / DC)— | -PLL | Enabled |
|------|---------|--------|-----|------|------|-------|--------|------------|-------------------|---------|--------|------|---------|
|      |         |        |     |      |      |       |        |            |                   |         |        |      |         |

At recommended operating conditions with  $\text{BV}_{\text{DD}}$  of 2.5 V  $\pm$  5%

| Parameter  | Symbol <sup>1</sup>                 | Min  | Max | Unit | Notes |
|--|-------------------------------------|------|-----|------|-------|
| Local bus cycle time   | t <sub>LBK</sub>                    | 6.67 | 12  | ns   | 2     |
| Local bus duty cycle   | t <sub>LBKH/</sub> t <sub>LBK</sub> | 43   | 57  | %    |       |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT                                 | t <sub>LBKSKEW</sub>                |      | 150 | ps   | 7, 8  |
| Input setup to local bus clock (except LGTA/LUPWAIT)                 | t <sub>LBIVKH1</sub>                | 1.9  | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input setup to local bus clock                          | t <sub>LBIVKH2</sub>                | 1.8  | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LGTA/LUPWAIT)                | t <sub>LBIXKH1</sub>                | 1.1  | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input hold from local bus clock                         | t <sub>LBIXKH2</sub>                | 1.1  | —   | ns   | 3, 4  |
| LALE output negation to high impedance for LAD/LDP (LATCH hold time) | t <sub>LBOTOT</sub>                 | 1.5  |     | ns   | 6     |

# NP

#### Local Bus Controller (eLBC)

Table 50. Local Bus General Timing Parameters ( $BV_{DD} = 2.5 V DC$ )—PLL Enabled (continued)At recommended operating conditions with  $BV_{DD}$  of 2.5 V ± 5% (continued)

| Parameter  | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|--|----------------------|-----|-----|------|-------|
| Local bus clock to output valid (except LAD/LDP and LALE)          | t <sub>LBKHOV1</sub> | —   | 2.4 | ns   | _     |
| Local bus clock to data valid for LAD/LDP                          | t <sub>LBKHOV2</sub> | —   | 2.5 | ns   | 3     |
| Local bus clock to address valid for LAD                           | t <sub>LBKHOV3</sub> | —   | 2.4 | ns   | 3     |
| Local bus clock to LALE assertion                                  | t <sub>LBKHOV4</sub> | —   | 2.4 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)         | t <sub>LBKHOX1</sub> | 0.8 | —   | ns   | 3     |
| Output hold from local bus clock for LAD/LDP                       | t <sub>LBKHOX2</sub> | 0.8 | —   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | t <sub>LBKHOZ1</sub> | _   | 2.6 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP               | t <sub>LBKHOZ2</sub> | —   | 2.6 | ns   | 5     |

Note:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(First two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
- 2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
- 3. All signals are measured from  $BV_{DD}/2$  of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to  $0.4 \times BV_{DD}$  of the signal in question for 2.5-V signaling levels.
- 4. Input timings are measured at the pin.
- 5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
- 6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- 7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 8. Guaranteed by design.

Table 51 describes the general timing parameters of the local bus interface at  $BV_{DD} = 1.8 \text{ V DC}$ 

Table 51. Local Bus General Timing Parameters ( $BV_{DD} = 1.8 \text{ V DC}$ )—PLL Enabled At recommended operating conditions with  $BV_{DD}$  of 1.8 V ± 5%

| Parameter   | Symbol <sup>1</sup>                 | Min  | Max | Unit | Notes |
|---|-------------------------------------|------|-----|------|-------|
| Local bus cycle time                                  | t <sub>LBK</sub>                    | 6.67 | 12  | ns   | 2     |
| Local bus duty cycle                                  | t <sub>LBKH/</sub> t <sub>LBK</sub> | 43   | 57  | %    | —     |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT                  | t <sub>LBKSKEW</sub>                | —    | 150 | ps   | 7, 8  |
| Input setup to local bus clock (except LGTA/LUPWAIT)  | t <sub>LBIVKH1</sub>                | 2.4  | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input setup to local bus clock           | t <sub>LBIVKH2</sub>                | 1.9  | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LGTA/LUPWAIT) | t <sub>LBIXKH1</sub>                | 1.1  | —   | ns   | 3, 4  |



### Table 52. Local Bus General Timing Parameters—PLL Bypassed (continued)

At recommended operating conditions with  $BV_{DD}$  of 3.3 V ± 5%

| Parameter  | Symbol <sup>1</sup>  | Min  | Мах  | Unit | Notes |
|--|----------------------|------|------|------|-------|
| LGTA/LUPWAIT input hold from local bus clock                         | t <sub>LBIXKL2</sub> | -1.3 | _    | ns   | 4, 5  |
| LALE output negation to high impedance for LAD/LDP (LATCH hold time) | t <sub>LBOTOT</sub>  | 1.5  | _    | ns   | 6     |
| Local bus clock to output valid (except LAD/LDP and LALE)            | t <sub>LBKLOV1</sub> | _    | -0.3 | ns   |       |
| Local bus clock to data valid for LAD/LDP                            | t <sub>LBKLOV2</sub> | _    | -0.1 | ns   | 4     |
| Local bus clock to address valid for LAD                             | t <sub>LBKLOV3</sub> | —    | 0.0  | ns   | 4     |
| Local bus clock to LALE assertion                                    | t <sub>LBKLOV4</sub> | —    | 0.0  | ns   | 4     |
| Output hold from local bus clock (except LAD/LDP and LALE)           | t <sub>LBKLOX1</sub> | -3.3 | —    | ns   | 4     |
| Output hold from local bus clock for LAD/LDP                         | t <sub>LBKLOX2</sub> | -3.3 | _    | ns   | 4     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE)   | t <sub>LBKLOZ1</sub> | —    | 0.2  | ns   | 7     |
| Local bus clock to output high impedance for LAD/LDP                 | t <sub>LBKLOZ2</sub> | _    | 0.2  | ns   | 7     |

#### Notes:

- The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
  </sub>
- 2. All timings are in reference to local bus clock for PLL bypass mode. Timings may be negative with respect to the local bus clock because the actual launch and capture of signals is done with the internal launch/capture clock, which precedes LCLK by t<sub>LBKHKT</sub>.
- 3. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
- 4. All signals are measured from BVDD/2 of the rising edge of local bus clock for PLL bypass mode to 0.4 x BVDD of the signal in question for 3.3-V signaling levels.
- 5. Input timings are measured at the pin.
- t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
- 7. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.

## NOTE

In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of  $t_{LBKHKT}$ . In this mode, signals are launched at the rising edge of the internal clock and are captured at the falling edge of the internal clock with the exception of LGTA/LUPWAIT (which is captured on the rising edge of the internal clock).



Local Bus Controller (eLBC)



Figure 35. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)



At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 5%. All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 2).

| Parameter                         | Symbol <sup>1</sup> | Min | Мах | Unit |
|-----------------------------------|---------------------|-----|-----|------|
| Capacitive load for each bus line | Cb                  | —   | 400 | pF   |

#### Notes:

NXP Semiconductors

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the STOP condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.</sub>
- 2. As a transmitter, the MPC8572E provides a delay time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP condition. When the MPC8572E acts as the I2C bus master while transmitting, the MPC8572E drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8572E would not cause unintended generation of START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the MPC8572E as transmitter, application note AN2919 referred to in note 4 below is recommended.
- 3. The maximum t<sub>I2OVKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4. The requirements for I<sup>2</sup>C frequency calculation must be followed. Refer to Freescale application note AN2919, *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL*.

Figure 40 provides the AC test load for the  $I^2C$ .



Figure 40. I<sup>2</sup>C AC Test Load

Figure 41 shows the AC timing diagram for the  $I^2C$  bus.



Figure 41. I<sup>2</sup>C Bus AC Timing Diagram



GPIO

# 14 GPIO

This section describes the DC and AC electrical specifications for the GPIO interface of the MPC8572E.

## 14.1 GPIO DC Electrical Characteristics

Table 56 provides the DC electrical characteristics for the GPIO interface operating at  $BV_{DD} = 3.3 \text{ V DC}$ .

| Parameter  | Symbol           | Min                    | Мах                    | Unit |
|--|------------------|------------------------|------------------------|------|
| Supply voltage 3.3V  | BV <sub>DD</sub> | 3.13                   | 3.47                   | V    |
| High-level input voltage   | V <sub>IH</sub>  | 2                      | BV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage  | V <sub>IL</sub>  | -0.3                   | 0.8                    | V    |
| Input current $(BV_{IN}^{1} = 0 V \text{ or } BV_{IN} = BV_{DD})$              | I <sub>IN</sub>  | _                      | ±5                     | μA   |
| High-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA) | V <sub>OH</sub>  | BV <sub>DD</sub> – 0.2 | —                      | V    |
| Low-level output voltage<br>(BV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)   | V <sub>OL</sub>  | _                      | 0.2                    | V    |

 Table 56. GPIO DC Electrical Characteristics (3.3 V DC)

Note:

1. Note that the symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1.

Table 57 provides the DC electrical characteristics for the GPIO interface operating at  $BV_{DD} = 2.5 \text{ V DC}$ .

Table 57. GPIO DC Electrical Characteristics (2.5 V DC)

| Parameter  | Symbol           | Min       | Мах                    | Unit |
|--|------------------|-----------|------------------------|------|
| Supply voltage 2.5V  | BV <sub>DD</sub> | 2.37      | 2.63                   | V    |
| High-level input voltage   | V <sub>IH</sub>  | 1.70      | BV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage  | V <sub>IL</sub>  | -0.3      | 0.7                    | V    |
| Input current  | Ι <sub>ΙΗ</sub>  | —         | 10                     | μΑ   |
| $(BV_{IN} = 0 V \text{ of } BV_{IN} = BV_{DD})$                            | ۱ <sub>IL</sub>  |           | -15                    |      |
| High-level output voltage<br>( $BV_{DD} = min, I_{OH} = -1 mA$ )           | V <sub>OH</sub>  | 2.0       | BV <sub>DD</sub> + 0.3 | V    |
| Low-level output voltage<br>(BV <sub>DD</sub> min, I <sub>OL</sub> = 1 mA) | V <sub>OL</sub>  | GND – 0.3 | 0.4                    | V    |

Note:

1. The symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1.



High-Speed Serial Interfaces (HSSI)

# 15 High-Speed Serial Interfaces (HSSI)

The MPC8572E features two Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes1 interface can be used for PCI Express and/or Serial RapidIO data transfers. The SerDes2 is dedicated for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

## 15.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 43 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output (SDn\_TX and SDn\_TX) or a receiver input (SDn\_RX and  $\overline{SDn_RX}$ ). Each signal swings between A Volts and B Volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

## 1. Single-Ended Swing

The transmitter output signals and the receiver input signals SDn\_TX, SDn\_TX, SDn\_RX and SDn\_RX each have a peak-to-peak swing of A - B Volts. This is also referred as each signal wire's Single-Ended Swing.

2. Differential Output Voltage, V<sub>OD</sub> (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SDn_TX} - V_{\overline{SDn_TX}}$ . The  $V_{OD}$  value can be either positive or negative.

3. Differential Input Voltage, V<sub>ID</sub> (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SDn_RX} - V_{\overline{SDn_RX}}$ . The  $V_{ID}$  value can be either positive or negative.

4. Differential Peak Voltage, V<sub>DIFFp</sub>

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage,  $V_{DIFFp} = |A - B|$  Volts.

## 5. Differential Peak-to-Peak, V<sub>DIFFp-p</sub>

Because the differential output signal of the transmitter and the differential input signal of the receiver each range from A – B to –(A – B) Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage,  $V_{DIFFp-p} = 2*V_{DIFFp} = 2*|(A – B)|$  Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2*|V_{OD}|$ .



## 15.2.3 Interfacing With Other Differential Signaling Levels

- With on-chip termination to SGND\_SRDS*n* (xcorevss), the differential reference clocks inputs are HCSL (High-Speed Current Steering Logic) compatible DC-coupled.
- Many other low voltage differential type outputs like LVDS (Low Voltage Differential Signaling) can be used but may need to be AC-coupled due to the limited common mode input range allowed (100 to 400 mV) for DC-coupled connection.
- LVPECL outputs can produce signal with too large amplitude and may need to be DC-biased at clock driver output first, then followed with series attenuation resistor to reduce the amplitude, additionally to AC-coupling.

## NOTE

Figure 48 to Figure 51 below are for conceptual reference only. Due to the fact that clock driver chip's internal structure, output impedance and termination requirements are different between various clock driver chip manufacturers, it is very possible that the clock circuit reference designs provided by clock driver chip vendor are different from what is shown below. They might also vary from one vendor to the other. Therefore, Freescale Semiconductor can neither provide the optimal clock driver reference circuits, nor guarantee the correctness of the following clock driver connection reference circuits. The system designer is recommended to contact the selected clock driver chip vendor for the optimal reference circuits with the MPC8572E SerDes reference clock receiver requirement provided in this document.



Figure 49 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Because LVDS clock driver's common mode voltage is higher than the MPC8572E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features  $50-\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



Figure 49. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

Figure 50 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Because LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with MPC8572E SerDes reference clock input's DC requirement, AC-coupling must be used. Figure 50 assumes that the LVPECL clock driver's output impedance is  $50\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from  $140\Omega$  to  $240\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's  $50-\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8572E SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires R2 =  $25\Omega$ . Consult



| Symbol                            | Parameter   | Min | Nominal | Max           | Units | Comments   |
|-----------------------------------|---|-----|---------|---------------|-------|--|
| V <sub>TX-DC-CM</sub>             | The TX DC<br>Common Mode<br>Voltage   | 0   | _       | 3.6           | V     | The allowed DC Common Mode voltage under any conditions. See Note 6.   |
| I <sub>TX-SHORT</sub>             | TX Short Circuit<br>Current Limit   |     | —       | 90            | mA    | The total current the Transmitter can provide when shorted to its ground   |
| T <sub>TX-IDLE-MIN</sub>          | Minimum time<br>spent in<br>Electrical Idle   | 50  |         |               | UI    | Minimum time a Transmitter must be in Electrical<br>Idle Utilized by the Receiver to start looking for an<br>Electrical Idle Exit after successfully receiving an<br>Electrical Idle ordered set   |
| T <sub>TX-IDLE-SET-TO-IDLE</sub>  | Maximum time to<br>transition to a<br>valid Electrical<br>idle after sending<br>an Electrical Idle<br>ordered set | _   |         | 20            | UI    | After sending an Electrical Idle ordered set, the<br>Transmitter must meet all Electrical Idle<br>Specifications within this time. This is considered a<br>debounce time for the Transmitter to meet Electrical<br>Idle after transitioning from L0. |
| T <sub>TX-IDLE-TO-DIFF-DATA</sub> | Maximum time to<br>transition to valid<br>TX specifications<br>after leaving an<br>Electrical idle<br>condition   | _   |         | 20            | UI    | Maximum time to meet all TX specifications when<br>transitioning from Electrical Idle to sending<br>differential data. This is considered a debounce<br>time for the TX to meet all TX specifications after<br>leaving Electrical Idle               |
| RL <sub>TX-DIFF</sub>             | Differential<br>Return Loss   | 12  | —       | _             | dB    | Measured over 50 MHz to 1.25 GHz. See Note 4   |
| RL <sub>TX-CM</sub>               | Common Mode<br>Return Loss  | 6   | —       | _             | dB    | Measured over 50 MHz to 1.25 GHz. See Note 4   |
| Z <sub>TX-DIFF-DC</sub>           | DC Differential<br>TX Impedance   | 80  | 100     | 120           | Ω     | TX DC Differential mode Low Impedance  |
| Z <sub>TX-DC</sub>                | Transmitter DC<br>Impedance   | 40  | _       |               | Ω     | Required TX D+ as well as D- DC Impedance during all states  |
| L <sub>TX-SKEW</sub>              | Lane-to-Lane<br>Output Skew   | _   | —       | 500 +<br>2 UI | ps    | Static skew between any two Transmitter Lanes within a single Link   |
| C <sub>TX</sub>                   | AC Coupling<br>Capacitor  | 75  | _       | 200           | nF    | All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself. See Note 8.   |



Table 62. Differential Transmitter (TX) Output Specifications (continued)

| Symbol                 | Parameter                   | Min | Nominal | Max | Units | Comments   |
|------------------------|-----------------------------|-----|---------|-----|-------|--|
| T <sub>crosslink</sub> | Crosslink<br>Random Timeout | 0   | _       | 1   | ms    | This random timeout helps resolve conflicts in crosslink configuration by eventually resulting in only one Downstream and one Upstream Port. See Note 7. |

#### Notes:

- 1. No test load is necessarily associated with this value.
- 2. Specified at the measurement point into a timing and voltage compliance test load as shown in Figure 57 and measured over any 250 consecutive TX UIs. (Also refer to the transmitter compliance eye diagram shown in Figure 55.)
- 3. A T<sub>TX-EYE</sub> = 0.70 UI provides for a total sum of deterministic and random jitter budget of T<sub>TX-JITTER-MAX</sub> = 0.30 UI for the Transmitter collected over any 250 consecutive TX UIs. The T<sub>TX-EYE-MEDIAN-to-MAX-JITTER</sub> median is less than half of the total TX jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value.
- 4. The Transmitter input impedance shall result in a differential return loss greater than or equal to 12 dB and a common mode return loss greater than or equal to 6 dB over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements is 50 ohms to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes—see Figure 57). Note that the series capacitors C<sub>TX</sub> is optional for the return loss measurement.
- 5. Measured between 20-80% at transmitter package pins into a test load as shown in Figure 57 for both V<sub>TX-D+</sub> and V<sub>TX-D-</sub>.
- 6. See Section 4.3.1.8 of the PCI Express Base Specifications Rev 1.0a.
- 7. See Section 4.2.6.3 of the PCI Express Base Specifications Rev 1.0a.
- 8. MPC8572E SerDes transmitter does not have C<sub>TX</sub> built-in. An external AC Coupling capacitor is required.

## 16.4.2 Transmitter Compliance Eye Diagrams

The TX eye diagram in Figure 55 is specified using the passive compliance/test measurement load (see Figure 57) in place of any real PCI Express interconnect + RX component.

There are two eye diagrams that must be met for the transmitter. Both eye diagrams must be aligned in time using the jitter median to locate the center of the eye diagram. The different eye diagrams differ in voltage depending whether it is a transition bit or a de-emphasized bit. The exact reduced voltage level of the de-emphasized bit is always relative to the transition bit.

The eye diagram must be valid for any 250 consecutive UIs.

A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. The eye diagram is created using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI.

## NOTE

It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function (that is, least squares and median deviation fits).



## 16.5.1 Compliance Test and Measurement Load

The AC timing and voltage parameters must be verified at the measurement point, as specified within 0.2 inches of the package pins, into a test/measurement load shown in Figure 57.

## NOTE

The allowance of the measurement point to be within 0.2 inches of the package pins is meant to acknowledge that package/board routing may benefit from D+ and D- not being exactly matched in length at the package pin boundary.



Figure 57. Compliance Test/Measurement Load

## 17 Serial RapidIO

This section describes the DC and AC electrical specifications for the RapidIO interface of the MPC8572E for the LP-Serial physical layer. The electrical specifications cover both single and multiple-lane links. Two transmitters (short run and long run) and a single receiver are specified for each of three baud rates, 1.25, 2.50, and 3.125 GBaud.

Two transmitter specifications allow for solutions ranging from simple board-to-board interconnect to driving two connectors across a backplane. A single receiver specification is given that accepts signals from both the short run and long run transmitter specifications.

The short run transmitter should be used mainly for chip-to-chip connections on either the same printed circuit board or across a single connector. This covers the case where connections are made to a mezzanine (daughter) card. The minimum swings of the short run specification reduce the overall power used by the transceivers.

The long run transmitter specifications use larger voltage swings that are capable of driving signals across backplanes. This allows a user to drive signals across two connectors and a backplane. The specifications allow a distance of at least 50 cm at all baud rates.

All unit intervals are specified with a tolerance of +/-100 ppm. The worst case frequency difference between any transmit and receive clock is 200 ppm.

To ensure interoperability between drivers and receivers of different vendors and technologies, AC coupling at the receiver input must be used.



| Table 76 | MPC8572E | Pinout I | istina ( | (continued) | ` |
|----------|----------|----------|----------|-------------|---|
|          |          | FIIIOULL | .isuny ( | (continueu) | , |

| Signal      | Signal Name  | Package Pin Number                        | Pin Type | Power<br>Supply            | Notes |
|-------------|--|---|----------|----------------------------|-------|
| SD1_RX[7:0] | Receive Data (positive)  | P32, N30, M32, L30,<br>G30, F32, E30, D32 | I        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_RX[7:0] | Receive Data (negative)  | P31, N29, M31, L29,<br>G29, F31, E29, D31 | I        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[7]   | PCIe1 Tx Data Lane 7 / SRIO or<br>PCIe2 Tx Data Lane 3 / PCIe3<br>TX Data Lane 1 | M26                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[6]   | PCIe1 Tx Data Lane 6 / SRIO or<br>PCIe2 Tx Data Lane 2 / PCIe3<br>TX Data Lane 0 | L24                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[5]   | PCIe1 Tx Data Lane 5 / SRIO or<br>PCIe2 Tx Data Lane 1                           | K26                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[4]   | PCIe1 Tx Data Lane 4 / SRIO or<br>PCIe2 Tx Data Lane 0                           | J24                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[3]   | PCIe1 Tx Data Lane 3   | G24                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[2]   | PCIe1 Tx Data Lane 2   | F26                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[1]   | PCIe1 Tx Data Lane 1]  | E24                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | —     |
| SD1_TX[0]   | PCIe1 Tx Data Lane 0   | D26                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_TX[7:0] | Transmit Data (negative)   | M27, L25, K27, J25,<br>G25, F27, E25, D27 | 0        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_PLL_TPD | PLL Test Point Digital   | J32                                       | 0        | XV <sub>DD_SR</sub><br>DS1 | 17    |
| SD1_REF_CLK | PLL Reference Clock  | H32                                       | I        | XV <sub>DD_SR</sub><br>DS1 | _     |
| SD1_REF_CLK | PLL Reference Clock<br>Complement  | H31                                       | I        | XV <sub>DD_SR</sub><br>DS1 | _     |
| Reserved    | —  | C29, K32                                  | _        | —                          | 26    |
| Reserved    | —  | C30, K31                                  |          | —                          | 27    |
| Reserved    | —  | C24, C25, H26, H27                        | _        | —                          | 28    |
| Reserved    | _  | AL20, AL21                                |          | —                          | 29    |
|             | SerDes (x4)  | SGMII                                     |          |                            |       |
| SD2_RX[3:0] | Receive Data (positive)  | AK32, AJ30, AF30,<br>AE32                 | Ι        | XV <sub>DD_SR</sub><br>DS2 | —     |



Clocking

| Binary Value of LA[29:31] Signals | CCB:SYSCLK Ratio |
|-----------------------------------|------------------|
| 000                               | 4:1              |
| 001                               | 5:1              |
| 010                               | 6:1              |
| 011                               | 8:1              |
| 100                               | 10:1             |
| 101                               | 12:1             |
| 110                               | Reserved         |
| 111                               | Reserved         |

### Table 79. CCB Clock Ratio

## 19.3 e500 Core PLL Ratio

The clock speed for each e500 core can be configured differently, determined by the values of various signals at power up.

Table 80 describes the clock ratio between e500 Core0 and the e500 core complex bus (CCB). This ratio is determined by the binary value of LBCTL, LALE and LGPL2/LOE/LFRE at power up, as shown in Table 80.

| Binary Value of<br>LBCT <u>L, LALE,</u><br>LGPL2/LOE/LFRE<br>Signals | e500 Core0:CCB Clock Ratio | Binary Value of<br>LBCT <u>L, LALE,</u><br>LGPL2/LOE/LFRE<br>Signals | e500 Core0:CCB Clock Ratio |
|--|----------------------------|--|----------------------------|
| 000  | Reserved                   | 100  | 2:1                        |
| 001  | Reserved                   | 101  | 5:2 (2.5:1)                |
| 010  | Reserved                   | 110  | 3:1                        |
| 011  | 3:2 (1.5:1)                | 111  | 7:2 (3.5:1)                |

### Table 80. e500 Core0 to CCB Clock Ratio



| Binary Value of<br>TSEC_1588_CLK_OUT,<br>TSEC_1588_PULSE_OUT1,<br>TSEC_1588_PULSE_OUT2 Signals | DDR:DDRCLK Ratio |
|--|------------------|
| 101  | 12:1             |
| 110  | 14:1             |
| 111  | Synchronous mode |

 Table 82. DDR Clock Ratio (continued)

## **19.5 Frequency Options**

## **19.5.1 Platform to Sysclk Frequency Options**

Table 83 shows the expected frequency values for the platform frequency when using the specified CCB clock to SYSCLK ratio.

| CCB to<br>SYSCLK Ratio | SYSCLK (MHz)                  |       |     |       |     |     |     |        |
|------------------------|-------------------------------|-------|-----|-------|-----|-----|-----|--------|
|                        | 33.33                         | 41.66 | 50  | 66.66 | 83  | 100 | 111 | 133.33 |
|                        | Platform /CCB Frequency (MHz) |       |     |       |     |     |     |        |
| 4                      |                               |       |     |       |     | 400 | 444 | 533    |
| 5                      |                               |       |     |       | 415 | 500 | 555 |        |
| 6                      |                               |       |     | 400   | 498 | 600 |     |        |
| 8                      |                               |       | 400 | 533   |     |     | -   |        |
| 10                     |                               | 417   | 500 |       | -   |     |     |        |
| 12                     | 400                           | 500   | 600 |       |     |     |     |        |

Table 83. Frequency Options for Platform Frequency

## 19.5.2 Minimum Platform Frequency Requirements for High-Speed Interfaces

Section 4.4.3.6, "I/O Port Selection," in the *MPC8572E PowerQUICC III Integrated Host Processor Family Reference Manual* describes various high-speed interface configuration options. Note that the CCB clock frequency must be considered for proper operation of such interfaces as described below.

For proper PCI Express operation, the CCB clock frequency must be greater than or equal to:

See Section 21.1.3.2, "Link Width," in the *MPC8572E PowerQUICC III Integrated Host Processor Family Reference Manual* for PCI Express interface width details. Note that the "PCI Express link width"



<sup>3</sup> Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

## 22.2 Part Marking

Parts are marked as the example shown in Figure 67.



Notes:

FC-PBGA

MMMMMM is the 6-digit mask number.

ATWLYYWW is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

#### Figure 67. Part Marking for FC-PBGA Device

Table 89 explains line four of Figure 67.

### Table 89. Meaning of Last Line of Part Marking

| Digit | Description                          |
|-------|--------------------------------------|
| A     | Assembly Site<br>E Oak Hill<br>Q KLM |
| WL    | Lot number                           |
| ΥY    | Year assembled                       |
| WW    | Work week assembled                  |

## 23 Document Revision History

Table 90 provides a revision history for the MPC8572E hardware specification.

#### Table 90. Document Revision History

| Rev.<br>Number | Date    | Substantive Change(s)   |
|----------------|---------|---|
| 7              | 03/2016 | • Updated Section 22.2, "Part Marking," changed the five-digit mask number to six digits. |