




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)


Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

|                                 |                                                                                                                                               |
|---------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                  | Active                                                                                                                                        |
| Core Processor                  | PowerPC e500                                                                                                                                  |
| Number of Cores/Bus Width       | 2 Core, 32-Bit                                                                                                                                |
| Speed                           | 1.2GHz                                                                                                                                        |
| Co-Processors/DSP               | Signal Processing; SPE, Security; SEC                                                                                                         |
| RAM Controllers                 | DDR2, DDR3                                                                                                                                    |
| Graphics Acceleration           | No                                                                                                                                            |
| Display & Interface Controllers | -                                                                                                                                             |
| Ethernet                        | 10/100/1000Mbps (4)                                                                                                                           |
| SATA                            | -                                                                                                                                             |
| USB                             | -                                                                                                                                             |
| Voltage - I/O                   | 1.5V, 1.8V, 2.5V, 3.3V                                                                                                                        |
| Operating Temperature           | 0°C ~ 105°C (TA)                                                                                                                              |
| Security Features               | Cryptography, Random Number Generator                                                                                                         |
| Package / Case                  | 1023-BFBGA, FCBGA                                                                                                                             |
| Supplier Device Package         | 1023-FCPBGA (33x33)                                                                                                                           |
| Purchase URL                    | <a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8572evttale">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8572evttale</a> |

- Multiplexed 32-bit address and data bus operating at up to 150 MHz
- Eight chip selects support eight external slaves
- Up to 8-beat burst transfers
- The 32-, 16-, and 8-bit port sizes are controlled by an on-chip memory controller.
- Three protocol engines available on a per-chip select basis:
  - General-purpose chip select machine (GPCM)
  - Three user programmable machines (UPMs)
  - NAND Flash control machine (FCM)
- Parity support
- Default boot ROM chip select with configurable bus width (8, 16, or 32 bits)
- Four enhanced three-speed Ethernet controllers (eTSECs)
  - Three-speed support (10/100/1000 Mbps)
  - Four IEEE Std 802.3®, 802.3u, 802.3x, 802.3z, 802.3ac, 802.3ab-compatible controllers
  - Support for various Ethernet physical interfaces:
    - 1000 Mbps full-duplex IEEE 802.3 GMII, IEEE 802.3z TBI, RTBI, RGMII, and SGMII
    - 10/100 Mbps full and half-duplex IEEE 802.3 MII, IEEE 802.3 RGMII, and RMII
  - Flexible configuration for multiple PHY interface configurations
  - TCP/IP acceleration and QoS features available
    - IP v4 and IP v6 header recognition on receive
    - IP v4 header checksum verification and generation
    - TCP and UDP checksum verification and generation
    - Per-packet configurable acceleration
    - Recognition of VLAN, stacked (Q-in-Q) VLAN, 802.2, PPPoE session, MPLS stacks, and ESP/AH IP-security headers
    - Supported in all FIFO modes
  - Quality of service support:
    - Transmission from up to eight physical queues
    - Reception to up to eight physical queues
  - Full- and half-duplex Ethernet support (1000 Mbps supports only full duplex):
    - IEEE 802.3 full-duplex flow control (automatic PAUSE frame generation or software-programmed PAUSE frame generation and recognition)
  - Programmable maximum frame length supports jumbo frames (up to 9.6 Kbytes) and IEEE Std 802.1™ virtual local area network (VLAN) tags and priority
  - VLAN insertion and deletion
    - Per-frame VLAN control word or default VLAN for each eTSEC
    - Extracted VLAN control word passed to software separately
  - Retransmission following a collision

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8572E.



**Figure 2. Overshoot/Undershoot Voltage for  $TV_{DD}/BV_{DD}/GV_{DD}/LV_{DD}/OV_{DD}$**

The core voltage must always be provided at nominal 1.1 V. (See Table 2 for actual recommended core voltage.) Voltage to the processor interface I/Os are provided through separate sets of supply pins and must be provided at the voltages shown in Table 2. The input voltage threshold scales with respect to the associated I/O supply voltage.  $TV_{DD}$ ,  $BV_{DD}$ ,  $OV_{DD}$ , and  $LV_{DD}$  based receivers are simple CMOS I/O circuits and satisfy appropriate LVCMOS type specifications. The DDR2 and DDR3 SDRAM interface uses differential receivers referenced by the externally supplied  $MV_{\text{REF}}^n$  signal (nominally set to  $GV_{DD}/2$ ) as is appropriate for the SSTL\_1.8 electrical signaling standard for DDR2 or 1.5-V electrical signaling for DDR3. The DDR DQS receivers cannot be operated in single-ended fashion. The complement signal must be properly driven and cannot be grounded.

### 2.1.3 Output Driver Characteristics

Table 3 provides information on the characteristics of the output driver strengths.

**Table 3. Output Drive Capability**

| Driver Type                           | Programmable Output Impedance ( $\Omega$ ) | Supply Voltage                                                                   | Notes |
|---------------------------------------|--------------------------------------------|----------------------------------------------------------------------------------|-------|
| Local bus interface utilities signals | 25<br>35                                   | $BV_{DD} = 3.3\text{ V}$<br>$BV_{DD} = 2.5\text{ V}$                             | 1     |
|                                       | 45(default)<br>45(default)<br>125          | $BV_{DD} = 3.3\text{ V}$<br>$BV_{DD} = 2.5\text{ V}$<br>$BV_{DD} = 1.8\text{ V}$ |       |
| DDR2 signal                           | 18<br>36 (half strength mode)              | $GV_{DD} = 1.8\text{ V}$                                                         | 2     |
| DDR3 signal                           | 20<br>40 (half strength mode)              | $GV_{DD} = 1.5\text{ V}$                                                         | 2     |
| eTSEC/10/100 signals                  | 45                                         | $L/TV_{DD} = 2.5/3.3\text{ V}$                                                   | —     |
| DUART, system control, JTAG           | 45                                         | $OV_{DD} = 3.3\text{ V}$                                                         | —     |
| I2C                                   | 150                                        | $OV_{DD} = 3.3\text{ V}$                                                         | —     |

**Notes:**

1. The drive strength of the local bus interface is determined by the configuration of the appropriate bits in PORIMPSR.
2. The drive strength of the DDR2 or DDR3 interface in half-strength mode is at  $T_j = 105^\circ\text{C}$  and at  $GV_{DD}$  (min).

## 2.2 Power Sequencing

The MPC8572E requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements are as follows for power up:

1.  $V_{DD}$ ,  $AV_{DD-n}$ ,  $BV_{DD}$ ,  $LV_{DD}$ ,  $OV_{DD}$ ,  $SV_{DD\_SRDS1}$  and  $SV_{DD\_SRDS2}$ ,  $TV_{DD}$ ,  $XV_{DD\_SRDS1}$  and  $XV_{DD\_SRDS2}$
2.  $GV_{DD}$

All supplies must be at their stable values within 50 ms.

Items on the same line have no ordering requirement with respect to one another. Items on separate lines must be ordered sequentially such that voltage rails on a previous step must reach 90% of their value before the voltage rails on the current step reach 10% of theirs.

To guarantee MCKE low during power-on reset, the above sequencing for  $GV_{DD}$  is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-on reset, then the sequencing for  $GV_{DD}$  is not required.

**Table 18. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications (continued)**

At recommended operating conditions with  $GV_{DD}$  of 1.8 V  $\pm$  5% for DDR2 or 1.5 V  $\pm$  5% for DDR3.

| Parameter                                            | Symbol <sup>1</sup>            | Min    | Max   | Unit | Notes |
|------------------------------------------------------|--------------------------------|--------|-------|------|-------|
| 800 MHz                                              |                                | 0.917  | —     |      |       |
| 667 MHz                                              |                                | 1.10   | —     |      |       |
| 533 MHz                                              |                                | 1.48   | —     |      |       |
| 400 MHz                                              |                                | 1.95   | —     |      |       |
| ADDR/CMD output hold with respect to MCK             | $t_{DDKHAX}$                   |        |       | ns   | 3     |
| 800 MHz                                              |                                | 0.917  | —     |      |       |
| 667 MHz                                              |                                | 1.10   | —     |      |       |
| 533 MHz                                              |                                | 1.48   | —     |      |       |
| 400 MHz                                              |                                | 1.95   | —     |      |       |
| $\overline{MCS}[n]$ output setup with respect to MCK | $t_{DDKHCS}$                   |        |       | ns   | 3     |
| 800 MHz                                              |                                | 0.917  | —     |      |       |
| 667 MHz                                              |                                | 1.10   | —     |      |       |
| 533 MHz                                              |                                | 1.48   | —     |      |       |
| 400 MHz                                              | $t_{DDKHCS}$                   | 1.95   | —     | ns   | 3     |
| $\overline{MCS}[n]$ output hold with respect to MCK  | $t_{DDKHCSX}$                  |        |       | ns   | 3     |
| 800 MHz                                              |                                | 0.917  | —     |      |       |
| 667 MHz                                              |                                | 1.10   | —     |      |       |
| 533 MHz                                              |                                | 1.48   | —     |      |       |
| 400 MHz                                              |                                | 1.95   | —     |      |       |
| MCK to MDQS Skew                                     | $t_{DDKMHM}$                   |        |       | ns   | 4     |
| 800 MHz                                              |                                | −0.375 | 0.375 |      |       |
| ≤ 667 MHz                                            |                                | −0.6   | 0.6   |      |       |
| MDQ/MECC/MDM output setup with respect to MDQS       | $t_{DDKHDS}$ ,<br>$t_{DDKLDS}$ |        |       | ps   | 5     |
| 800 MHz                                              |                                | 375    | —     |      |       |
| 667 MHz                                              |                                | 450    | —     |      |       |
| 533 MHz                                              |                                | 538    | —     |      |       |
| 400 MHz                                              |                                | 700    | —     |      |       |
| MDQ/MECC/MDM output hold with respect to MDQS        | $t_{DDKHDX}$ ,<br>$t_{DDKLDX}$ |        |       | ps   | 5     |
| 800 MHz                                              |                                | 375    | —     |      |       |
| 667 MHz                                              |                                | 450    | —     |      |       |

Table 20 provides the differential specifications for the MPC8572E differential signals MDQS/ $\overline{\text{MDQS}}$  and MCK/ $\overline{\text{MCK}}$  when in DDR3 mode.

**Table 20. DDR3 SDRAM Differential Electrical Characteristics**

| Parameter/Condition                 | Symbol            | Min | Max | Unit | Notes |
|-------------------------------------|-------------------|-----|-----|------|-------|
| DC Input Signal Voltage             | $V_{\text{IN}}$   | —   | —   | mV   | —     |
| DC Differential Input Voltage       | $V_{\text{ID}}$   | —   | —   | mV   | —     |
| AC Differential Input Voltage       | $V_{\text{IDAC}}$ | —   | —   | mV   | —     |
| DC Differential Output Voltage      | $V_{\text{OH}}$   | —   | —   | mV   | —     |
| AC Differential Output Voltage      | $V_{\text{OHAC}}$ | —   | —   | mV   | —     |
| AC Differential Cross-point Voltage | $V_{\text{IXAC}}$ | —   | —   | mV   | —     |
| Input Midpoint Voltage              | $V_{\text{MP}}$   | —   | —   | mV   | —     |

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8572E.

### 7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface.

**Table 21. DUART DC Electrical Characteristics**

| Parameter                                                                                        | Symbol           | Min  | Max                    | Unit |
|--------------------------------------------------------------------------------------------------|------------------|------|------------------------|------|
| Supply voltage (3.3 V)                                                                           | $OV_{\text{DD}}$ | 3.13 | 3.47                   | V    |
| High-level input voltage                                                                         | $V_{\text{IH}}$  | 2    | $OV_{\text{DD}} + 0.3$ | V    |
| Low-level input voltage                                                                          | $V_{\text{IL}}$  | −0.3 | 0.8                    | V    |
| Input current<br>( $V_{\text{IN}}^1 = 0 \text{ V}$ or $V_{\text{IN}} = V_{\text{DD}}$ )          | $I_{\text{IN}}$  | —    | ±5                     | μA   |
| High-level output voltage<br>( $OV_{\text{DD}} = \text{min}$ , $I_{\text{OH}} = -2 \text{ mA}$ ) | $V_{\text{OH}}$  | 2.4  | —                      | V    |
| Low-level output voltage<br>( $OV_{\text{DD}} = \text{min}$ , $I_{\text{OL}} = 2 \text{ mA}$ )   | $V_{\text{OL}}$  | —    | 0.4                    | V    |

**Note:**

1. The symbol  $V_{\text{IN}}$ , in this case, represents the  $OV_{\text{IN}}$  symbol referenced in Table 1.

Figure 11 shows the GMII receive AC timing diagram.




Figure 11. GMII Receive AC Timing Diagram

## 8.2.3 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

### 8.2.3.1 MII Transmit AC Timing Specifications

Table 29 provides the MII transmit AC timing specifications.

Table 29. MII Transmit AC Timing Specifications

At recommended operating conditions with  $V_{DD}/TV_{DD}$  of 2.5/ 3.3 V  $\pm$  5%.

| Parameter/Condition                             | Symbol <sup>1</sup> | Min | Typ | Max | Unit |
|-------------------------------------------------|---------------------|-----|-----|-----|------|
| TX_CLK clock period 10 Mbps                     | $t_{MTX}^2$         | —   | 400 | —   | ns   |
| TX_CLK clock period 100 Mbps                    | $t_{MTX}$           | —   | 40  | —   | ns   |
| TX_CLK duty cycle                               | $t_{MTXH}/t_{MTX}$  | 35  | —   | 65  | %    |
| TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay | $t_{MTKHDx}$        | 1   | 5   | 15  | ns   |
| TX_CLK data clock rise (20%-80%)                | $t_{MTXR}^2$        | 1.0 | —   | 4.0 | ns   |
| TX_CLK data clock fall (80%-20%)                | $t_{MTXF}^2$        | 1.0 | —   | 4.0 | ns   |

**Notes:**

- The symbols used for timing specifications herein follow the pattern of  $t_{(first\ two\ letters\ of\ functional\ block)(signal)(state)\ (reference)(state)}$  for inputs and  $t_{(first\ two\ letters\ of\ functional\ block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MTKHDx}$  symbolizes MII transmit timing (MT) for the time  $t_{MTX}$  clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of  $t_{MTX}$  represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).
- Guaranteed by design.

**Table 50. Local Bus General Timing Parameters (BV<sub>DD</sub> = 2.5 V DC)—PLL Enabled (continued)**

At recommended operating conditions with BV<sub>DD</sub> of 2.5 V ± 5% (continued)

| Parameter                                                          | Symbol <sup>1</sup>  | Min | Max | Unit | Notes |
|--------------------------------------------------------------------|----------------------|-----|-----|------|-------|
| Local bus clock to output valid (except LAD/LDP and LALE)          | t <sub>LBKHOV1</sub> | —   | 2.4 | ns   | —     |
| Local bus clock to data valid for LAD/LDP                          | t <sub>LBKHOV2</sub> | —   | 2.5 | ns   | 3     |
| Local bus clock to address valid for LAD                           | t <sub>LBKHOV3</sub> | —   | 2.4 | ns   | 3     |
| Local bus clock to LALE assertion                                  | t <sub>LBKHOV4</sub> | —   | 2.4 | ns   | 3     |
| Output hold from local bus clock (except LAD/LDP and LALE)         | t <sub>LBKHOX1</sub> | 0.8 | —   | ns   | 3     |
| Output hold from local bus clock for LAD/LDP                       | t <sub>LBKHOX2</sub> | 0.8 | —   | ns   | 3     |
| Local bus clock to output high Impedance (except LAD/LDP and LALE) | t <sub>LBKHOZ1</sub> | —   | 2.6 | ns   | 5     |
| Local bus clock to output high impedance for LAD/LDP               | t <sub>LBKHOZ2</sub> | —   | 2.6 | ns   | 5     |

**Note:**

1. The symbols used for timing specifications herein follow the pattern of t<sub>(First two letters of functional block)(signal)(state)(reference)(state)</sub> for inputs and t<sub>(First two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>LBIXKH1</sub> symbolizes local bus timing (LB) for the input (I) to go invalid (X) with respect to the time the t<sub>LBK</sub> clock reference (K) goes high (H), in this case for clock one(1). Also, t<sub>LBKHOX</sub> symbolizes local bus timing (LB) for the t<sub>LBK</sub> clock reference (K) to go high (H), with respect to the output (O) going invalid (X) or output hold time.
2. All timings are in reference to LSYNC\_IN for PLL enabled and internal local bus clock for PLL bypass mode.
3. All signals are measured from BV<sub>DD</sub>/2 of the rising edge of LSYNC\_IN for PLL enabled or internal local bus clock for PLL bypass mode to 0.4 × BV<sub>DD</sub> of the signal in question for 2.5-V signaling levels.
4. Input timings are measured at the pin.
5. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered through the component pin is less than or equal to the leakage current specification.
6. t<sub>LBOTOT</sub> is a measurement of the minimum time between the negation of LALE and any change in LAD. t<sub>LBOTOT</sub> is programmed with the LBCR[AHD] parameter.
7. Maximum possible clock skew between a clock LCLK[m] and a relative clock LCLK[n]. Skew measured between complementary signals at BV<sub>DD</sub>/2.
8. Guaranteed by design.

Table 51 describes the general timing parameters of the local bus interface at BV<sub>DD</sub> = 1.8 V DC

**Table 51. Local Bus General Timing Parameters (BV<sub>DD</sub> = 1.8 V DC)—PLL Enabled**

At recommended operating conditions with BV<sub>DD</sub> of 1.8 V ± 5%

| Parameter                                             | Symbol <sup>1</sup>                 | Min  | Max | Unit | Notes |
|-------------------------------------------------------|-------------------------------------|------|-----|------|-------|
| Local bus cycle time                                  | t <sub>LBK</sub>                    | 6.67 | 12  | ns   | 2     |
| Local bus duty cycle                                  | t <sub>LBKH</sub> /t <sub>LBK</sub> | 43   | 57  | %    | —     |
| LCLK[n] skew to LCLK[m] or LSYNC_OUT                  | t <sub>LBKSKEW</sub>                | —    | 150 | ps   | 7, 8  |
| Input setup to local bus clock (except LGTA/LUPWAIT)  | t <sub>LBIVKH1</sub>                | 2.4  | —   | ns   | 3, 4  |
| LGTA/LUPWAIT input setup to local bus clock           | t <sub>LBIVKH2</sub>                | 1.9  | —   | ns   | 3, 4  |
| Input hold from local bus clock (except LGTA/LUPWAIT) | t <sub>LBIXKH1</sub>                | 1.1  | —   | ns   | 3, 4  |




Figure 32. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 (PLL Enabled)




Figure 35. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Bypass Mode)




Figure 38. TRST Timing Diagram

Figure 39 provides the boundary-scan timing diagram.




Figure 39. Boundary-Scan Timing Diagram

## 13 I<sup>2</sup>C


This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8572E.

### 13.1 I<sup>2</sup>C DC Electrical Characteristics

Table 54 provides the DC electrical characteristics for the I<sup>2</sup>C interfaces.

Table 54. I<sup>2</sup>C DC Electrical Characteristics

| Parameter                                                                                                  | Symbol       | Min                  | Max                  | Unit    | Notes |
|------------------------------------------------------------------------------------------------------------|--------------|----------------------|----------------------|---------|-------|
| Input high voltage level                                                                                   | $V_{IH}$     | $0.7 \times OV_{DD}$ | $OV_{DD} + 0.3$      | V       | —     |
| Input low voltage level                                                                                    | $V_{IL}$     | -0.3                 | $0.3 \times OV_{DD}$ | V       | —     |
| Low level output voltage                                                                                   | $V_{OL}$     | 0                    | 0.4                  | V       | 1     |
| Pulse width of spikes which must be suppressed by the input filter                                         | $t_{I2KHKL}$ | 0                    | 50                   | ns      | 2     |
| Input current each I/O pin (input voltage is between $0.1 \times OV_{DD}$ and $0.9 \times OV_{DD}(\max)$ ) | $I_I$        | -10                  | 10                   | $\mu A$ | 3     |



**Figure 53. Single-Ended Measurement Points for Rise and Fall Time Matching**

The other detailed AC requirements of the SerDes Reference Clocks is defined by each interface protocol based on application usage. Refer to the following sections for detailed information:

- [Section 8.3.2, “AC Requirements for SGMII SD2\\_REF\\_CLK and SD2\\_REF\\_CLK”](#)
- [Section 16.2, “AC Requirements for PCI Express SerDes Reference Clocks”](#)
- [Section 17.2, “AC Requirements for Serial RapidIO SD1\\_REF\\_CLK and SD1\\_REF\\_CLK”](#)


#### 15.2.4.1 Spread Spectrum Clock

SD1\_REF\_CLK/SD1\_REF\_CLK are designed to work with a spread spectrum clock (+0 to –0.5% spreading at 30–33 KHz rate is allowed), assuming both ends have same reference clock. For better results, a source without significant unintended modulation should be used.

SD2\_REF\_CLK/SD2\_REF\_CLK are not to be used with, and should not be clocked by, a spread spectrum clock source.

### 15.3 SerDes Transmitter and Receiver Reference Circuits

Figure 54 shows the reference circuits for SerDes data lane’s transmitter and receiver.



**Figure 54. SerDes Transmitter and Receiver Reference Circuits**

The DC and AC specification of SerDes data lanes are defined in each interface protocol section below (PCI Express, Serial Rapid IO or SGMII) in this document based on the application usage:

- [Section 8.3, “SGMII Interface Electrical Characteristics”](#)
- [Section 16, “PCI Express”](#)

## 17.1 DC Requirements for Serial RapidIO SD1\_REF\_CLK and SD1\_REF\_CLK

For more information, see [Section 15.2, “SerDes Reference Clocks.”](#)

## 17.2 AC Requirements for Serial RapidIO SD1\_REF\_CLK and SD1\_REF\_CLK

Figure 64 lists the AC requirements.

Table 64. SDn\_REF\_CLK and SDn\_REF\_CLK AC Requirements

| Symbol      | Parameter Description                                                                    | Min | Typical | Max | Units | Comments                                                         |
|-------------|------------------------------------------------------------------------------------------|-----|---------|-----|-------|------------------------------------------------------------------|
| $t_{REF}$   | REFCLK cycle time                                                                        | —   | 10(8)   | —   | ns    | 8 ns applies only to serial RapidIO with 125-MHz reference clock |
| $t_{REFCJ}$ | REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles | —   | —       | 80  | ps    | —                                                                |
| $t_{REFPJ}$ | Phase jitter. Deviation in edge location with respect to mean edge location              | –40 | —       | 40  | ps    | —                                                                |

## 17.3 Equalization

With the use of high speed serial links, the interconnect media causes degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, equalization can be used. The most common equalization techniques that can be used are as follows:

- A passive high pass filter network placed at the receiver. This is often referred to as passive equalization.
- The use of active circuits in the receiver. This is often referred to as adaptive equalization.

## 17.4 Explanatory Note on Transmitter and Receiver Specifications

AC electrical specifications are given for transmitter and receiver. Long run and short run interfaces at three baud rates (a total of six cases) are described.

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002.

XAUI has similar application goals to serial RapidIO, as described in [Section 8.1, “Enhanced Three-Speed Ethernet Controller \(eTSEC\) \(10/100/1000 Mbps\)—FIFO/GMII/MII/TBI/RGMII/RTBI/RMII Electrical Characteristics.”](#) The goal of this standard is that electrical designs for Serial RapidIO can reuse electrical designs for XAUI, suitably modified for applications at the baud intervals and reaches described herein.

5. Datum A, the seating plane, is determined by the spherical crowns of the solder balls.
6. Parallelism measurement shall exclude any effect of mark on top surface of package.

## 18.3 Pinout Listings

Table 76 provides the pin-out listing for the MPC8572E 1023 FC-PBGA package.

**Table 76. MPC8572E Pinout Listing**

| Signal                              | Signal Name           | Package Pin Number                                                                                                                                                                                                                                                                                                                        | Pin Type | Power Supply     | Notes |
|-------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|------------------|-------|
| <b>DDR SDRAM Memory Interface 1</b> |                       |                                                                                                                                                                                                                                                                                                                                           |          |                  |       |
| D1_MDQ[0:63]                        | Data                  | D15, A14, B12, D12, A15, B15, B13, C13, C11, D11, D9, A8, A12, A11, A9, B9, F11, G12, K11, K12, E10, E9, J11, J10, G8, H10, L10, M11, F10, G9, K9, K8, AC6, AC7, AG8, AH9, AB6, AB8, AE9, AF9, AL8, AM8, AM10, AK11, AH8, AK8, AJ10, AK10, AL12, AJ12, AL14, AK14, AL11, AM11, AK13, AM14, AM15, AJ16, AL18, AM18, AJ15, AL15, AK17, AM17 | I/O      | GV <sub>DD</sub> | —     |
| D1_MECC[0:7]                        | Error Correcting Code | M10, M7, R8, T11, L12, L11, P9, R10                                                                                                                                                                                                                                                                                                       | I/O      | GV <sub>DD</sub> | —     |
| D1_MAPAR_ERR                        | Address Parity Error  | P6                                                                                                                                                                                                                                                                                                                                        | I        | GV <sub>DD</sub> | —     |
| D1_MAPAR_OUT                        | Address Parity Out    | W6                                                                                                                                                                                                                                                                                                                                        | O        | GV <sub>DD</sub> | —     |
| D1_MDM[0:8]                         | Data Mask             | C14, A10, G11, H9, AD7, AJ9, AM12, AK16, N11                                                                                                                                                                                                                                                                                              | O        | GV <sub>DD</sub> | —     |
| D1_MDQS[0:8]                        | Data Strobe           | A13, C10, H12, J7, AE8, AM9, AM13, AL17, N9                                                                                                                                                                                                                                                                                               | I/O      | GV <sub>DD</sub> | —     |
| D1_MDQS[0:8]                        | Data Strobe           | D14, B10, H13, J8, AD8, AL9, AJ13, AM16, P10                                                                                                                                                                                                                                                                                              | I/O      | GV <sub>DD</sub> | —     |
| D1_MA[0:15]                         | Address               | Y7, W8, U6, W9, U7, V8, Y11, V10, T6, V11, AA10, U9, U10, AD11, T8, P7                                                                                                                                                                                                                                                                    | O        | GV <sub>DD</sub> | —     |
| D1_MBA[0:2]                         | Bank Select           | AA7, AA8, R7                                                                                                                                                                                                                                                                                                                              | O        | GV <sub>DD</sub> | —     |
| D1_MWE                              | Write Enable          | AC12                                                                                                                                                                                                                                                                                                                                      | O        | GV <sub>DD</sub> | —     |

Table 76. MPC8572E Pinout Listing (continued)

| Signal                                   | Signal Name                                                                            | Package Pin Number                                            | Pin Type | Power Supply     | Notes   |
|------------------------------------------|----------------------------------------------------------------------------------------|---------------------------------------------------------------|----------|------------------|---------|
| LGPL0/LFCLE                              | UPM General Purpose Line 0 / Flash Command Latch Enable                                | J13                                                           | O        | BV <sub>DD</sub> | 5, 9    |
| LGPL1/LFALE                              | UPM General Purpose Line 1 / Flash Address Latch Enable                                | J16                                                           | O        | BV <sub>DD</sub> | 5, 9    |
| LGPL2/LOE/LFRE                           | UPM General Purpose Line 2 / Output Enable / Flash Read Enable                         | A27                                                           | O        | BV <sub>DD</sub> | 5, 8, 9 |
| LGPL3/LFWP                               | UPM General Purpose Line 3 / Flash Write Protect                                       | K16                                                           | O        | BV <sub>DD</sub> | 5, 9    |
| LGPL4/LGTA/LUPWAIT/LPBSE /LFRB           | UPM General Purpose Line 4 / Target Ack / Wait / Parity Byte Select / Flash Ready-Busy | L17                                                           | I/O      | BV <sub>DD</sub> | —       |
| LGPL5                                    | UPM General Purpose Line 5 / Amux                                                      | B26                                                           | O        | BV <sub>DD</sub> | 5, 9    |
| LCLK[0:2]                                | Local Bus Clock                                                                        | F17, F16, A23                                                 | O        | BV <sub>DD</sub> | —       |
| LSYNC_IN                                 | Local Bus DLL Synchronization                                                          | B22                                                           | I        | BV <sub>DD</sub> | —       |
| LSYNC_OUT                                | Local Bus DLL Synchronization                                                          | A21                                                           | O        | BV <sub>DD</sub> | —       |
| <b>DMA</b>                               |                                                                                        |                                                               |          |                  |         |
| DMA1_DACK[0:1]                           | DMA Acknowledge                                                                        | W25, U30                                                      | O        | OV <sub>DD</sub> | 21      |
| DMA2_DACK[0]                             | DMA Acknowledge                                                                        | AA26                                                          | O        | OV <sub>DD</sub> | 5, 9    |
| DMA1_DREQ[0:1]                           | DMA Request                                                                            | Y29, V27                                                      | I        | OV <sub>DD</sub> | —       |
| DMA2_DREQ[0]                             | DMA Request                                                                            | V29                                                           | I        | OV <sub>DD</sub> | —       |
| DMA1_DDONE[0:1]                          | DMA Done                                                                               | Y28, V30                                                      | O        | OV <sub>DD</sub> | 5, 9    |
| DMA2_DDONE[0]                            | DMA Done                                                                               | AA28                                                          | O        | OV <sub>DD</sub> | 5, 9    |
| DMA2_DREQ[2]                             | DMA Request                                                                            | M23                                                           | I        | BV <sub>DD</sub> | —       |
| <b>Programmable Interrupt Controller</b> |                                                                                        |                                                               |          |                  |         |
| UDE0                                     | Unconditional Debug Event Processor 0                                                  | AC25                                                          | I        | OV <sub>DD</sub> | —       |
| UDE1                                     | Unconditional Debug Event Processor 1                                                  | AA25                                                          | I        | OV <sub>DD</sub> | —       |
| MCP0                                     | Machine Check Processor 0                                                              | M28                                                           | I        | OV <sub>DD</sub> | —       |
| MCP1                                     | Machine Check Processor 1                                                              | L28                                                           | I        | OV <sub>DD</sub> | —       |
| IRQ[0:11]                                | External Interrupts                                                                    | T24, R24, R25, R27, R28, AB27, AB28, P27, R30, AC28, R29, T31 | I        | OV <sub>DD</sub> | —       |

Table 76. MPC8572E Pinout Listing (continued)

| Signal                                        | Signal Name                   | Package Pin Number                             | Pin Type | Power Supply     | Notes       |
|-----------------------------------------------|-------------------------------|------------------------------------------------|----------|------------------|-------------|
| TSEC1_RX_DV/FIFO1_RX_DV/FIFO1_RXC[0]          | Receive Data Valid            | AL24                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC1_RX_ER/FIFO1_RX_ER/FIFO1_RXC[1]          | Receive Data Error            | AM29                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC1_TX_CLK/FIFO1_TX_CLK                     | Transmit Clock In             | AB20                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC1_TX_EN/FIFO1_TX_EN/FIFO1_TXC[0]          | Transmit Enable               | AJ24                                           | O        | LV <sub>DD</sub> | 1, 22       |
| TSEC1_TX_ER/FIFO1_TX_ER/FIFO1_TXC[1]          | Transmit Error                | AK25                                           | O        | LV <sub>DD</sub> | 1, 5, 9     |
| <b>Three-Speed Ethernet Controller 2</b>      |                               |                                                |          |                  |             |
| TSEC2_RXD[7:0]/FIFO2_RXD[7:0]/FIFO1_RXD[15:8] | Receive Data                  | AG22, AH20, AL22, AG20, AK21, AK22, AJ21, AK20 | I        | LV <sub>DD</sub> | 1           |
| TSEC2_TXD[7:0]/FIFO2_TXD[7:0]/FIFO1_TXD[15:8] | Transmit Data                 | AH21, AF20, AC17, AF21, AD18, AF22, AE20, AB18 | O        | LV <sub>DD</sub> | 1, 5, 9, 24 |
| TSEC2_COL/FIFO2_TX_FC                         | Collision Detect/Flow Control | AE19                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC2_CRS/FIFO2_RX_FC                         | Carrier Sense/Flow Control    | AJ20                                           | I/O      | LV <sub>DD</sub> | 1, 16       |
| TSEC2_GTX_CLK                                 | Transmit Clock Out            | AE18                                           | O        | LV <sub>DD</sub> | —           |
| TSEC2_RX_CLK/FIFO2_RX_CLK                     | Receive Clock                 | AL23                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC2_RX_DV/FIFO2_RX_DV/FIFO1_RXC[2]          | Receive Data Valid            | AJ22                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC2_RX_ER/FIFO2_RX_ER                       | Receive Data Error            | AD19                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC2_TX_CLK/FIFO2_TX_CLK                     | Transmit Clock In             | AC19                                           | I        | LV <sub>DD</sub> | 1           |
| TSEC2_TX_EN/FIFO2_TX_EN/FIFO1_TXC[2]          | Transmit Enable               | AB19                                           | O        | LV <sub>DD</sub> | 1, 22       |
| TSEC2_TX_ER/FIFO2_TX_ER                       | Transmit Error                | AB17                                           | O        | LV <sub>DD</sub> | 1, 5, 9     |
| <b>Three-Speed Ethernet Controller 3</b>      |                               |                                                |          |                  |             |
| TSEC3_TXD[3:0]/FEC_TXD[3:0]/FIFO3_TXD[3:0]    | Transmit Data                 | AG18, AG17, AH17, AH19                         | O        | TV <sub>DD</sub> | 1, 5, 9     |
| TSEC3_RXD[3:0]/FEC_RXD[3:0]/FIFO3_RXD[3:0]    | Receive Data                  | AG16, AK19, AD16, AJ19                         | I        | TV <sub>DD</sub> | 1           |

Table 76. MPC8572E Pinout Listing (continued)

| Signal             | Signal Name                      | Package Pin Number | Pin Type | Power Supply      | Notes |
|--------------------|----------------------------------|--------------------|----------|-------------------|-------|
| SD1_IMP_CAL_RX     | SerDes1 Rx Impedance Calibration | B32                | I        | 200Ω (±1%) to GND | —     |
| SD1_IMP_CAL_TX     | SerDes1 Tx Impedance Calibration | T32                | I        | 100Ω (±1%) to GND | —     |
| SD1_PLL_TPA        | SerDes1 PLL Test Point Analog    | J30                | O        | AVDD_S RDS analog | 17    |
| SD2_IMP_CAL_RX     | SerDes2 Rx Impedance Calibration | AC32               | I        | 200Ω (±1%) to GND | —     |
| SD2_IMP_CAL_TX     | SerDes2 Tx Impedance Calibration | AM32               | I        | 100Ω (±1%) to GND | —     |
| SD2_PLL_TPA        | SerDes2 PLL Test Point Analog    | AH30               | O        | AVDD_S RDS analog | 17    |
| TEMP_ANODE         | Temperature Diode Anode          | AA31               | —        | internal diode    | 14    |
| TEMP_CATHODE       | Temperature Diode Cathode        | AB31               | —        | internal diode    | 14    |
| No Connection Pins |                                  |                    |          |                   |       |

Table 76. MPC8572E Pinout Listing (continued)

| Signal | Signal Name   | Package Pin Number                                                                                                                                          | Pin Type | Power Supply | Notes |
|--------|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|--------------|-------|
| N/C    | No Connection | A16, A20, B16, B17, B19, B20, C17, C18, C19, D28, R31, T17, V23, W23, Y22, Y23, Y24, AA24, AB24, AC24, AC26, AC27, AC29, AD31, AE29, AJ25, AK28, AL31, AM21 | —        | —            | 17    |

**Note:**

1. All multiplexed signals are listed only once and do not re-occur. For example, LCS5/DMA\_REQ2 is listed only once in the local bus controller section, and is not mentioned in the DMA section even though the pin also functions as DMA\_REQ2.
2. Recommend a weak pull-up resistor (2–10 K $\Omega$ ) be placed on this pin to OVDD.
4. This pin is an open drain signal.
5. This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. This pull-up is designed such that it can be overpowered by an external 4.7-k $\Omega$  pull-down resistor. However, if the signal is intended to be high after reset, and if there is any device on the net which might pull down the value of the net at reset, then a pullup or active driver is needed.
6. Treat these pins as no connects (NC) unless using debug address functionality.
7. The value of LA[29:31] during reset sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k $\Omega$  pull-up or pull-down resistors. See Section 19.2, “CCB/SYSCLK PLL Ratio.”
8. The value of LALE, LGPL2 and LBCTL at reset set the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-k $\Omega$  pull-up or pull-down resistors. See the Section 19.3, “e500 Core PLL Ratio.”
9. Functionally, this pin is an output, but structurally it is an I/O because it either samples configuration input during reset or because it has other manufacturing test functions. This pin therefore be described as an I/O for boundary scan.
10. If this pin is configured for local bus controller usage, recommend a weak pull-up resistor (2-10 K $\Omega$ ) be placed on this pin to BVDD, to ensure no random chip select assertion due to possible noise and so on.
11. This output is actively driven during reset rather than being three-stated during reset.
12. These JTAG pins have weak internal pull-up P-FETs that are always enabled.
13. These pins are connected to the VDD/GND planes internally and may be used by the core power supply to improve tracking and regulation.
14. Internal thermally sensitive diode.
15. If this pin is connected to a device that pulls down during reset, an external pull-up is required to drive this pin to a safe state during reset.
16. This pin is only an output in FIFO mode when used as Rx Flow Control.
17. Do not connect.
18. These are test signals for factory use only and must be pulled up (100  $\Omega$  - 1 K $\Omega$ ) to OVDD for normal machine operation.
19. Independent supplies derived from board VDD.
20. Recommend a pull-up resistor (~1 K $\Omega$ ) be placed on this pin to OVDD.
21. The following pins must NOT be pulled down during power-on reset: DMA1\_DACK[0:1], EC5\_MDC, HRESET\_REQ, TRIG\_OUT/READY\_P0/QUIESCE, MSRCID[2:4], MDVAL, ASLEEP.
22. This pin requires an external 4.7-k $\Omega$  pull-down resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven.
23. This pin is only an output in eTSEC3 FIFO mode when used as Rx flow control.
24. TSEC2\_TXD[1] is used as cfg\_dram\_type. IT MUST BE VALID AT POWER-UP, EVEN BEFORE HRESET ASSERTION.

logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert  $\overline{\text{TRST}}$  during the power-on reset flow. Simply tying  $\overline{\text{TRST}}$  to  $\overline{\text{HRESET}}$  is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$  to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in [Figure 66](#) allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well.

The COP interface has a standard header, shown in [Figure 65](#), for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.


The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in [Figure 65](#) is common to all known emulators.

### 21.9.1 Termination of Unused Signals

If the JTAG interface and COP header is not used, Freescale recommends the following connections:

- $\overline{\text{TRST}}$  should be tied to  $\overline{\text{HRESET}}$  through a 0 k $\Omega$  isolation resistor so that it is asserted when the system reset signal ( $\overline{\text{HRESET}}$ ) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in [Figure 66](#). If this is not possible, the isolation resistor allows future access to  $\overline{\text{TRST}}$  in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, TDO or TCK.



#### Notes:

- The COP port and target board should be able to independently assert  $\overline{\text{HRESET}}$  and  $\overline{\text{TRST}}$  to the processor to fully control the processor as shown here.
- Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- The KEY location (pin 14) is not physically present on the COP header.
- Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- Asserting SRESET causes a machine check interrupt to the e500 cores.

### ***How to Reach Us:***

**Home Page:**

[nxp.com](http://nxp.com)

**Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. „ÚTypical,“ parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including „Útypicals,“ must be validated for each customer application by customer,“s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:  
[nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE,

JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. . Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

–© 2008-2011, 2014, 2016 NXP B.V.

Document Number: MPC8572EEC

Rev. 7

03/2016

