

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	PowerPC e500
Number of Cores/Bus Width	2 Core, 32-Bit
Speed	1.333GHz
Co-Processors/DSP	Signal Processing; SPE, Security; SEC
RAM Controllers	DDR2, DDR3
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10/100/1000Mbps (4)
SATA	-
USB	-
Voltage - I/O	1.5V, 1.8V, 2.5V, 3.3V
Operating Temperature	0°C ~ 105°C (TA)
Security Features	Cryptography, Random Number Generator
Package / Case	1023-BFBGA, FCBGA
Supplier Device Package	1023-FCBGA (33x33)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8572evtauld">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc8572evtauld</a>

- CRC generation and verification of inbound/outbound frames
- Programmable Ethernet preamble insertion and extraction of up to 7 bytes
- MAC address recognition:
  - Exact match on primary and virtual 48-bit unicast addresses
  - VRRP and HSRP support for seamless router fail-over
  - Up to 16 exact-match MAC addresses supported
  - Broadcast address (accept/reject)
  - Hash table match on up to 512 multicast addresses
  - Promiscuous mode
- Buffer descriptors backward compatible with MPC8260 and MPC860T 10/100 Ethernet programming models
- RMON statistics support
- 10-Kbyte internal transmit and 2-Kbyte receive FIFOs
- Two MII management interfaces for control and status
- Ability to force allocation of header information and buffer descriptors into L2 cache
- 10/100 Fast Ethernet controller (FEC) management interface
  - 10/100 Mbps full and half-duplex IEEE 802.3 MII for system management
  - Note: When enabled, the FEC occupies eTSEC3 and eTSEC4 parallel interface signals. In such a mode, eTSEC3 and eTSEC4 are only available through SGMII interfaces.
- OCeaN switch fabric
  - Full crossbar packet switch
  - Reorders packets from a source based on priorities
  - Reorders packets to bypass blocked packets
  - Implements starvation avoidance algorithms
  - Supports packets with payloads of up to 256 bytes
- Two integrated DMA controllers
  - Four DMA channels per controller
  - All channels accessible by the local masters
  - Extended DMA functions (advanced chaining and striding capability)
  - Misaligned transfer capability
  - Interrupt on completed segment, link, list, and error
  - Supports transfers to or from any local memory or I/O port
  - Selectable hardware-enforced coherency (snoop/no snoop)
  - Ability to start and flow control up to 4 (both Channel 0 and 1 for each DMA Controller) of the 8 total DMA channels from external 3-pin interface by the remote masters
  - The Channel 2 of DMA Controller 2 is only allowed to initiate and start a DMA transfer by the remote master, because only one of the 3-external pins (DMA2\_DREQ[2]) is made available

## 4.3 eTSEC Gigabit Reference Clock Timing

Table 7 provides the eTSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications for the MPC8572E.

**Table 7. EC\_GTX\_CLK125 AC Timing Specifications**

At recommended operating conditions with  $L_{V_{DD}}/TV_{DD}$  of  $3.3V \pm 5\%$  or  $2.5V \pm 5\%$

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
EC_GTX_CLK125 frequency	$f_{G125}$	—	125	—	MHz	—
EC_GTX_CLK125 cycle time	$t_{G125}$	—	8	—	ns	—
EC_GTX_CLK125 rise and fall time L/TV <sub>DD</sub> =2.5V L/TV <sub>DD</sub> =3.3V	$t_{G125R}$ , $t_{G125F}$	—	—	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle GMII, TBI 1000Base-T for RGMII, RTBI	$t_{G125H}/t_{G125}$	45 47	—	55 53	%	2, 3

**Notes:**

- Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5V and 2.0V for L/TV<sub>DD</sub>=2.5V, and from 0.6V and 2.7V for L/TV<sub>DD</sub>=3.3V.
- Timing is guaranteed by design and characterization.
- EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. EC\_GTX\_CLK125 duty cycle can be loosened from 47/53% as long as the PHY device can tolerate the duty cycle generated by the TSEC<sub>n</sub>\_GTX\_CLK. See Section 8.2.6, "RGMII and RTBI AC Timing Specifications," for duty cycle for 10Base-T and 100Base-T reference clock.

## 4.4 DDR Clock Timing

Table 8 provides the DDR clock (DDRCLK) AC timing specifications for the MPC8572E.

**Table 8. DDRCLK AC Timing Specifications**

At recommended operating conditions with  $OV_{DD}$  of  $3.3V \pm 5\%$ .

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
DDRCLK frequency	$f_{DDRCLK}$	66	—	100	MHz	1
DDRCLK cycle time	$t_{DDRCLK}$	10.0	—	15.15	ns	—
DDRCLK rise and fall time	$t_{KH}$ , $t_{KL}$	0.6	1.0	1.2	ns	2
DDRCLK duty cycle	$t_{KHK}/t_{DDRCLK}$	40	—	60	%	3

**Table 8. DDRCLK AC Timing Specifications (continued)**

 At recommended operating conditions with  $OV_{DD}$  of  $3.3V \pm 5\%$ .

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Notes
DDRCLK jitter	—	—	—	+/- 150	ps	4, 5, 6

**Notes:**

- Caution:** The DDR complex clock to DDRCLK ratio settings must be chosen such that the resulting DDR complex clock frequency does not exceed the maximum or minimum operating frequencies. Refer to [Section 19.4, “DDR/DDRCLK PLL Ratio,”](#) for ratio settings.
- Rise and fall times for DDRCLK are measured at 0.6 V and 2.7 V.
- Timing is guaranteed by design and characterization.
- This represents the total input jitter—short term and long term—and is guaranteed by design.
- The DDRCLK driver’s closed loop jitter bandwidth should be <500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track DDRCLK drivers with the specified jitter.
- For spread spectrum clocking, guidelines are +0% to -1% down spread at a modulation rate between 20 kHz and 60 kHz on DDRCLK.

## 4.5 Platform to eTSEC FIFO Restrictions

Note the following eTSEC FIFO mode maximum speed restrictions based on platform (CCB) frequency.

For FIFO GMII modes (both 8 and 16 bit) and 16-bit encoded FIFO mode:

$$\text{FIFO TX/RX clock frequency} \leq \text{platform clock (CCB) frequency} / 4.2$$

For example, if the platform (CCB) frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 127 MHz.

For 8-bit encoded FIFO mode:

$$\text{FIFO TX/RX clock frequency} \leq \text{platform clock (CCB) frequency} / 3.2$$

For example, if the platform (CCB) frequency is 533 MHz, the FIFO TX/RX clock frequency should be no more than 167 MHz.

## 4.6 Other Input Clocks

For information on the input clocks of other functional blocks of the platform, such as SerDes and eTSEC, see the respective sections of this document.

# 5 RESET Initialization

[Table 9](#) describes the AC electrical specifications for the RESET initialization timing.

**Table 9. RESET Initialization Timing Specifications**

Parameter/Condition	Min	Max	Unit	Notes
Required assertion time of $\overline{\text{HRESET}}$	100	—	$\mu\text{s}$	2
Minimum assertion time for $\overline{\text{SRESET}}$	3	—	SYCLKs	1

**Table 9. RESET Initialization Timing Specifications (continued)**

PLL config input setup time with stable SYSCLK before HRESET negation	100	—	μs	—
Input setup time for POR configs (other than PLL config) with respect to negation of HRESET	4	—	SYSCLKs	1
Input hold time for all POR configs (including PLL config) with respect to negation of HRESET	2	—	SYSCLKs	1
Maximum valid-to-high impedance time for actively driven POR configs with respect to negation of HRESET	—	5	SYSCLKs	1

**Notes:**

1. SYSCLK is the primary clock input for the MPC8572E.
2. Reset assertion timing requirements for DDR3 DRAMs may differ.

Table 10 provides the PLL lock times.

**Table 10. PLL Lock Times**

Parameter/Condition	Symbol	Min	Typical	Max
PLL lock times	—	100	μs	—
Local bus PLL	—	50	μs	—

## 6 DDR2 and DDR3 SDRAM Controller

This section describes the DC and AC electrical specifications for the DDR2 and DDR3 SDRAM controller interface of the MPC8572E. Note that the required  $GV_{DD}(\text{typ})$  voltage is 1.8V or 1.5 V when interfacing to DDR2 or DDR3 SDRAM, respectively.

### 6.1 DDR2 and DDR3 SDRAM Interface DC Electrical Characteristics

Table 11 provides the recommended operating conditions for the DDR SDRAM controller of the MPC8572E when interfacing to DDR2 SDRAM.

**Table 11. DDR2 SDRAM Interface DC Electrical Characteristics for  $GV_{DD}(\text{typ}) = 1.8 \text{ V}$** 

Parameter/Condition	Symbol	Min	Max	Unit	Notes
I/O supply voltage	$GV_{DD}$	1.71	1.89	V	1
I/O reference voltage	$MV_{REFn}$	$0.49 \times GV_{DD}$	$0.51 \times GV_{DD}$	V	2
I/O termination voltage	$V_{TT}$	$MV_{REFn} - 0.04$	$MV_{REFn} + 0.04$	V	3
Input high voltage	$V_{IH}$	$MV_{REFn} + 0.125$	$GV_{DD} + 0.3$	V	—
Input low voltage	$V_{IL}$	-0.3	$MV_{REFn} - 0.125$	V	—
Output leakage current	$I_{OZ}$	-50	50	μA	4
Output high current ( $V_{OUT} = 1.420 \text{ V}$ )	$I_{OH}$	-13.4	—	mA	—

**Table 24. MII, GMII, RMII, RGMII, TBI, RTBI, and FIFO DC Electrical Characteristics (continued)**

Parameters	Symbol	Min	Max	Unit	Notes
Input high current ( $V_{IN} = LV_{DD}$ , $V_{IN} = TV_{DD}$ )	$I_{IH}$	—	10	$\mu A$	1, 2,3
Input low current ( $V_{IN} = GND$ )	$I_{IL}$	-15	—	$\mu A$	3

**Note:**

- <sup>1</sup>  $LV_{DD}$  supports eTSECs 1 and 2.
- <sup>2</sup>  $TV_{DD}$  supports eTSECs 3 and 4 or FEC.
- <sup>3</sup> Note that the symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  and  $TV_{IN}$  symbols referenced in [Table 1](#).

## 8.2 FIFO, GMII, MII, TBI, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for FIFO, GMII, MII, TBI, RGMII, RMII and RTBI are presented in this section.

### 8.2.1 FIFO AC Specifications

The basis for the AC specifications for the eTSEC's FIFO modes is the double data rate RGMII and RTBI specifications, because they have similar performance and are described in a source-synchronous fashion like FIFO modes. However, the FIFO interface provides deliberate skew between the transmitted data and source clock in GMII fashion.

When the eTSEC is configured for FIFO modes, all clocks are supplied from external sources to the relevant eTSEC interface. That is, the transmit clock must be applied to the eTSEC $n$ 's TSEC $n$ \_TX\_CLK, while the receive clock must be applied to pin TSEC $n$ \_RX\_CLK. The eTSEC internally uses the transmit clock to synchronously generate transmit data and outputs an echoed copy of the transmit clock back on the TSEC $n$ \_GTX\_CLK pin (while transmit data appears on TSEC $n$ \_TXD[7:0], for example). It is intended that external receivers capture eTSEC transmit data using the clock on TSEC $n$ \_GTX\_CLK as a source-synchronous timing reference. Typically, the clock edge that launched the data can be used, because the clock is delayed by the eTSEC to allow acceptable set-up margin at the receiver. Note that there is a relationship between the maximum FIFO speed and the platform (CCB) frequency. For more information see [Section 4.5, "Platform to eTSEC FIFO Restrictions."](#)

[Table 25](#) and [Table 26](#) summarize the FIFO AC specifications.

**Table 25. FIFO Mode Transmit AC Timing Specification**

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of  $2.5V \pm 5\%$

Parameter/Condition	Symbol	Min	Typ	Max	Unit
TX_CLK, GTX_CLK clock period <sup>1</sup>	$t_{FIT}$	5.3	8.0	100	ns
TX_CLK, GTX_CLK duty cycle	$t_{FITH}/t_{FIT}$	45	50	55	%

Figure 15 shows the TBI transmit AC timing diagram.




Figure 15. TBI Transmit AC Timing Diagram

### 8.2.4.2 TBI Receive AC Timing Specifications

Table 32 provides the TBI receive AC timing specifications.

Table 32. TBI Receive AC Timing Specifications

At recommended operating conditions with  $V_{DD}/V_{DD}$  of 2.5/ 3.3 V  $\pm$  5%.

Parameter/Condition <sup>3</sup>	Symbol <sup>1</sup>	Min	Typ	Max	Unit
Clock period for TBI Receive Clock 0, 1	$t_{TRX}$	—	16.0	—	ns
Skew for TBI Receive Clock 0, 1	$t_{SKTRX}$	7.5	—	8.5	ns
Duty cycle for TBI Receive Clock 0, 1	$t_{TRXH}/t_{TRX}$	40	—	60	%
RCG[9:0] setup time to rising edge of TBI Receive Clock 0, 1	$t_{TRDVKH}$	2.5	—	—	ns
RCG[9:0] hold time to rising edge of TBI Receive Clock 0, 1	$t_{TRDXKH}$	1.5	—	—	ns
Clock rise time (20%-80%) for TBI Receive Clock 0, 1	$t_{TRXR}^2$	0.7	—	2.4	ns
Clock fall time (80%-20%) for TBI Receive Clock 0, 1	$t_{TRXF}^2$	0.7	—	2.4	ns

**Notes:**


- The symbols used for timing specifications herein follow the pattern of  $t_{(\text{first two letters of functional block})(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{first two letters of functional block})(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{TRDVKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state or setup time. Also,  $t_{TRDXKH}$  symbolizes TBI receive timing (TR) with respect to the time data input signals (D) went invalid (X) relative to the  $t_{TRX}$  clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of  $t_{TRX}$  represents the TBI (T) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall). For symbols representing skews, the subscript is skew (SK) followed by the clock that is being skewed (TRX).
- Guaranteed by design.
- The signals “TBI Receive Clock 0” and “TBI Receive Clock 1” refer to TSECn\_RX\_CLK and TSECn\_TX\_CLK pins respectively. These two clock signals are also referred as PMA\_RX\_CLK[0:1].

**Table 38. SGMII DC Transmitter Electrical Characteristics (continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Change in $V_{OS}$ between "0" and "1"	$\Delta V_{OS}$	—	—	25	mV	—
Output current on short to GND	$I_{SA}, I_{SB}$	—	—	40	mA	—

**Note:**

- This will not align to DC-coupled SGMII.  $XV_{DD\_SRDS2-Typ}=1.1\text{ V}$ .
- $|V_{OD}| = |V_{SD2\_TXn} - V_{SD2\_TXn}|$ .  $|V_{OD}|$  is also referred as output differential peak voltage.  $V_{TX-DIFF-p-p} = 2*|V_{OD}|$ .
- The  $|V_{OD}|$  value shown in the table assumes the following transmit equalization setting in the XMITEQAB (for SerDes 2 lanes A & B) or XMITEQEF (for SerDes 2 lanes E & E) bit field of MPC8572E's SerDes 2 Control Register:
  - The MSbit (bit 0) of the above bit field is set to zero (selecting the full  $V_{DD-DIFF-p-p}$  amplitude - power up default);
  - The LSbits (bit [1:3]) of the above bit field is set based on the equalization setting shown in table.
- $V_{OS}$  is also referred to as output common mode voltage.
  - 5.The  $|V_{OD}|$  value shown in the Typ column is based on the condition of  $XV_{DD\_SRDS2-Typ}=1.1\text{V}$ , no common mode offset variation ( $V_{OS}=550\text{mV}$ ), SerDes2 transmitter is terminated with 100- $\Omega$  differential load between  $SD2\_TX[n]$  and  $SD2\_TX[n]$ .


**Figure 22. 4-Wire AC-Coupled SGMII Serial Link Connection Example**




Figure 23. SGMII Transmitter DC Measurement Circuit

Table 39 lists the SGMII DC receiver electrical characteristics.

Table 39. SGMII DC Receiver Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Notes	
Supply Voltage	$XV_{DD\_SRDS2}$	1.045	1.1	1.155	V	—	
DC Input voltage range	—	N/A			—	1	
Input differential voltage	LSTS = 0	$V_{RX\_DIFFp-p}$	100	—	1200	mV	2, 4
	LSTS = 1		175	—			
Loss of signal threshold	LSTS = 0	VLOS	30	—	100	mV	3, 4
	LSTS = 1		65	—	175		
Input AC common mode voltage	$V_{CM\_ACp-p}$	—	—	100	mV	5	
Receiver differential input impedance	$Z_{RX\_DIFF}$	80	100	120	$\Omega$	—	
Receiver common mode input impedance	$Z_{RX\_CM}$	20	—	35	$\Omega$	—	
Common mode input voltage	$V_{CM}$	—	$V_{xcorevss}$	—	V	6	

**Note:**

1. Input must be externally AC-coupled.
2.  $V_{RX\_DIFFp-p}$  is also referred to as peak to peak input differential voltage
3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. Refer to PCI Express Differential Receiver (RX) Input Specifications section for further explanation.
4. The LSTS shown in the table refers to the LSTSAB or LSTSEF bit field of MPC8572E's SerDes 2 Control Register.
5.  $V_{CM\_ACp-p}$  is also referred to as peak to peak AC common mode voltage.
6. On-chip termination to SGND\_SRDS2 (xcorevss).

Table 48 provides the DC electrical characteristics for the local bus interface operating at  $BV_{DD} = 1.8\text{ V}$  DC.

**Table 48. Local Bus DC Electrical Characteristics (1.8 V DC)**

Parameter	Symbol	Min	Max	Unit
Supply voltage 1.8V	$BV_{DD}$	1.71	1.89	V
High-level input voltage	$V_{IH}$	$0.65 \times BV_{DD}$	$BV_{DD} + 0.3$	V
Low-level input voltage	$V_{IL}$	-0.3	$0.35 \times BV_{DD}$	V
Input current ( $BV_{IN}^1 = 0\text{ V}$ or $BV_{IN} = BV_{DD}$ )	$I_{IN}$	TBD	TBD	$\mu\text{A}$
High-level output voltage ( $I_{OH} = -100\ \mu\text{A}$ )	$V_{OH}$	$BV_{DD} - 0.2$	—	V
High-level output voltage ( $I_{OH} = -2\text{ mA}$ )	$V_{OH}$	$BV_{DD} - 0.45$	—	V
Low-level output voltage ( $I_{OL} = 100\ \mu\text{A}$ )	$V_{OL}$	—	0.2	V
Low-level output voltage ( $I_{OL} = 2\text{ mA}$ )	$V_{OL}$	—	0.45	V

**Note:**

1. The symbol  $BV_{IN}$ , in this case, represents the  $BV_{IN}$  symbol referenced in Table 1.

## 10.2 Local Bus AC Electrical Specifications

Table 49 describes the general timing parameters of the local bus interface at  $BV_{DD} = 3.3\text{ V}$  DC.

**Table 49. Local Bus General Timing Parameters ( $BV_{DD} = 3.3\text{ V}$  DC)—PLL Enabled**

At recommended operating conditions with  $BV_{DD}$  of  $3.3\text{ V} \pm 5\%$ .

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Notes
Local bus cycle time	$t_{LBK}$	6.67	12	ns	2
Local bus duty cycle	$t_{LBKH}/t_{LBK}$	43	57	%	—
LCLK[n] skew to LCLK[m] or LSYNC_OUT	$t_{LBKSKEW}$	—	150	ps	7,8
Input setup to local bus clock (except $\overline{LGTA}/LUPWAIT$ )	$t_{LBIVKH1}$	1.8	—	ns	3, 4
$\overline{LGTA}/LUPWAIT$ input setup to local bus clock	$t_{LBIVKH2}$	1.7	—	ns	3, 4
Input hold from local bus clock (except $\overline{LGTA}/LUPWAIT$ )	$t_{LBIXKH1}$	1.0	—	ns	3, 4
$\overline{LGTA}/LUPWAIT$ input hold from local bus clock	$t_{LBIXKH2}$	1.0	—	ns	3, 4
LALE output negation to high impedance for LAD/LDP (LATCH hold time)	$t_{LBOTOT}$	1.5	—	ns	6
Local bus clock to output valid (except LAD/LDP and LALE)	$t_{LBKHOV1}$	—	2.3	ns	—
Local bus clock to data valid for LAD/LDP	$t_{LBKHOV2}$	—	2.4	ns	3
Local bus clock to address valid for LAD	$t_{LBKHOV3}$	—	2.3	ns	3

## 15 High-Speed Serial Interfaces (HSSI)

The MPC8572E features two Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes1 interface can be used for PCI Express and/or Serial RapidIO data transfers. The SerDes2 is dedicated for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

### 15.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 43 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output ( $SDn\_TX$  and  $\overline{SDn\_TX}$ ) or a receiver input ( $SDn\_RX$  and  $\overline{SDn\_RX}$ ). Each signal swings between A Volts and B Volts where  $A > B$ .

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

#### 1. Single-Ended Swing

The transmitter output signals and the receiver input signals  $SDn\_TX$ ,  $\overline{SDn\_TX}$ ,  $SDn\_RX$  and  $\overline{SDn\_RX}$  each have a peak-to-peak swing of  $A - B$  Volts. This is also referred as each signal wire's Single-Ended Swing.

#### 2. Differential Output Voltage, $V_{OD}$ (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SDn\_TX} - V_{\overline{SDn\_TX}}$ . The  $V_{OD}$  value can be either positive or negative.

#### 3. Differential Input Voltage, $V_{ID}$ (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SDn\_RX} - V_{\overline{SDn\_RX}}$ . The  $V_{ID}$  value can be either positive or negative.

#### 4. Differential Peak Voltage, $V_{DIFFp}$

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage,  $V_{DIFFp} = |A - B|$  Volts.

#### 5. Differential Peak-to-Peak, $V_{DIFFp-p}$

Because the differential output signal of the transmitter and the differential input signal of the receiver each range from  $A - B$  to  $-(A - B)$  Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage,  $V_{DIFFp-p} = 2 * V_{DIFFp} = 2 * |A - B|$  Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2 * |V_{OD}|$ .

$\overline{SD1\_REF\_CLK}$  for PCI Express and Serial RapidIO, or  $SD2\_REF\_CLK$  and  $\overline{SD2\_REF\_CLK}$  for the SGMII interface respectively.

The following sections describe the SerDes reference clock requirements and some application information.

## 15.2.1 SerDes Reference Clock Receiver Characteristics

Figure 44 shows a receiver reference diagram of the SerDes reference clocks. Characteristics are as follows:

- The supply voltage requirements for  $XV_{DD\_SRDS2}$  are specified in Table 1 and Table 2.
- SerDes Reference Clock Receiver Reference Circuit Structure
  - The  $SDn\_REF\_CLK$  and  $\overline{SDn\_REF\_CLK}$  are internally AC-coupled differential inputs as shown in Figure 44. Each differential clock input ( $SDn\_REF\_CLK$  or  $\overline{SDn\_REF\_CLK}$ ) has on-chip  $50\text{-}\Omega$  termination to  $SGND\_SRDSn$  ( $xcorevss$ ) followed by on-chip AC-coupling.
  - The external reference clock driver must be able to drive this termination.
  - The SerDes reference clock input can be either differential or single-ended. Refer to the Differential Mode and Single-ended Mode description below for further detailed requirements.
- The maximum average current requirement that also determines the common mode voltage range
  - When the SerDes reference clock differential inputs are DC coupled externally with the clock driver chip, the maximum average current allowed for each input pin is 8 mA. In this case, the exact common mode input voltage is not critical as long as it is within the range allowed by the maximum average current of 8 mA (refer to the following bullet for more detail), because the input is AC-coupled on-chip.
  - This current limitation sets the maximum common mode input voltage to be less than 0.4 V ( $0.4\text{ V}/50 = 8\text{ mA}$ ) while the minimum common mode input level is 0.1 V above  $SGND\_SRDSn$  ( $xcorevss$ ). For example, a clock with a 50/50 duty cycle can be produced by a clock driver with output driven by its current source from 0 mA to 16 mA (0-0.8 V), such that each phase of the differential input has a single-ended swing from 0 V to 800 mV with the common mode voltage at 400 mV.
  - If the device driving the  $SDn\_REF\_CLK$  and  $\overline{SDn\_REF\_CLK}$  inputs cannot drive  $50\ \Omega$  to  $SGND\_SRDSn$  ( $xcorevss$ ) DC, or it exceeds the maximum input current limitations, then it must be AC-coupled off-chip.
- The input amplitude requirement
  - This requirement is described in detail in the following sections.

Figure 48 shows the SerDes reference clock connection reference circuits for HCSL type clock driver. It assumes that the DC levels of the clock driver chip is compatible with MPC8572E SerDes reference clock input's DC requirement.





Figure 48. DC-Coupled Differential Connection with HCSL Clock Driver (Reference Only)

Figure 49 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Because LVDS clock driver's common mode voltage is higher than the MPC8572E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features 50- $\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



**Figure 49. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)**


Figure 50 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Because LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with MPC8572E SerDes reference clock input's DC requirement, AC-coupling must be used. Figure 50 assumes that the LVPECL clock driver's output impedance is 50 $\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from 140 $\Omega$  to 240 $\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's 50- $\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8572E SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires  $R2 = 25\Omega$ . Consult

**Table 63. Differential Receiver (RX) Input Specifications (continued)**

Symbol	Parameter	Min	Nominal	Max	Units	Comments
$L_{RX-SKEW}$	Total Skew	—	—	20	ns	Skew across all lanes on a Link. This includes variation in the length of SKP ordered set (for example, COM and one to five SKP Symbols) at the RX as well as any delay differences arising from the interconnect itself.

**Notes:**

- No test load is necessarily associated with this value.
- Specified at the measurement point and measured over any 250 consecutive UIs. The test load in [Figure 57](#) should be used as the RX device when taking measurements (also refer to the Receiver compliance eye diagram shown in [Figure 56](#)). If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as a reference for the eye diagram.
- A  $T_{RX-EYE} = 0.40$  UI provides for a total sum of 0.60 UI deterministic and random jitter budget for the Transmitter and interconnect collected any 250 consecutive UIs. The  $T_{RX-EYE-MEDIAN-to-MAX-JITTER}$  specification ensures a jitter distribution in which the median and the maximum deviation from the median is less than half of the total. UI jitter budget collected over any 250 consecutive TX UIs. It should be noted that the median is not the same as the mean. The jitter median describes the point in time where the number of jitter points on either side is approximately equal as opposed to the averaged time value. If the clocks to the RX and TX are not derived from the same reference clock, the TX UI recovered from 3500 consecutive UI must be used as the reference for the eye diagram.
- The Receiver input impedance shall result in a differential return loss greater than or equal to 15 dB with the D+ line biased to 300 mV and the D- line biased to -300 mV and a common mode return loss greater than or equal to 6 dB (no bias required) over a frequency range of 50 MHz to 1.25 GHz. This input impedance requirement applies to all valid input levels. The reference impedance for return loss measurements for is 50 ohms to ground for both the D+ and D- line (that is, as measured by a Vector Network Analyzer with 50 ohm probes - see [Figure 57](#)). Note: that the series capacitors CTX is optional for the return loss measurement.
- Impedance during all LTSSM states. When transitioning from a Fundamental Reset to Detect (the initial state of the LTSSM) there is a 5 ms transition time before Receiver termination values must be met on all un-configured Lanes of a Port.
- The RX DC Common Mode Impedance that exists when no power is present or Fundamental Reset is asserted. This helps ensure that the Receiver Detect circuit does not falsely assume a Receiver is powered on when it is not. This term must be measured at 300 mV above the RX ground.
- It is recommended that the recovered TX UI is calculated using all edges in the 3500 consecutive UI interval with a fit algorithm using a minimization merit function. Least squares and median deviation fits have worked well with experimental and simulated data.


**Figure 60. Receiver Input Compliance Mask**
**Table 75. Receiver Input Compliance Mask Parameters Exclusive of Sinusoidal Jitter**

Receiver Type	$V_{DIFFmin}$ (mV)	$V_{DIFFmax}$ (mV)	A (UI)	B (UI)
1.25 GBaud	100	800	0.275	0.400
2.5 GBaud	100	800	0.275	0.400
3.125 GBaud	100	800	0.275	0.400

## 17.8 Measurement and Test Requirements

Because the LP-Serial electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002, the measurement and test requirements defined here are similarly guided by Clause 47. Additionally, the CJPAT test pattern defined in Annex 48A of IEEE 802.3ae-2002 is specified as the test pattern for use in eye pattern and jitter measurements. Annex 48B of IEEE 802.3ae-2002 is recommended as a reference for additional information on jitter test methods.

### 17.8.1 Eye Template Measurements

For the purpose of eye template measurements, the effects of a single-pole high pass filter with a 3 dB point at  $(\text{Baud Frequency})/1667$  is applied to the jitter. The data pattern for template measurements is the Continuous Jitter Test Pattern (CJPAT) defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial

link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than  $10^{-12}$ . The eye pattern shall be measured with AC coupling and the compliance template centered at 0 Volts differential. The left and right edges of the template shall be aligned with the mean zero crossing points of the measured data eye. The load for this test shall be  $100\ \Omega$  resistive  $\pm 5\%$  differential to 2.5 GHz.

### 17.8.2 Jitter Test Measurements

For the purpose of jitter measurement, the effects of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for jitter measurements is the Continuous Jitter Test Pattern (CJPAT) pattern defined in Annex 48A of IEEE 802.3ae. All lanes of the LP-Serial link shall be active in both the transmit and receive directions, and opposite ends of the links shall use asynchronous clocks. Four lane implementations shall use CJPAT as defined in Annex 48A. Single lane implementations shall use the CJPAT sequence specified in Annex 48A for transmission on lane 0. Jitter shall be measured with AC coupling and at 0 Volts differential. Jitter measurement for the transmitter (or for calibration of a jitter tolerance setup) shall be performed with a test procedure resulting in a BER curve such as that described in Annex 48B of IEEE 802.3ae.

### 17.8.3 Transmit Jitter

Transmit jitter is measured at the driver output when terminated into a load of  $100\ \Omega$  resistive  $\pm 5\%$  differential to 2.5 GHz.

### 17.8.4 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in [Section 17.6, “Receiver Specifications,”](#) and then adjusting the signal amplitude until the data eye contacts the 6 points of the minimum eye opening of the receive template shown in [Figure 60](#) and [Table 75](#). Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye template measurement requirements are as defined above. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade roll-off below this. The required sinusoidal jitter specified in [Section 17.6, “Receiver Specifications,”](#) is then added to the signal and the test load is replaced by the receiver being tested.

## 18 Package Description

This section describes package parameters, pin assignments, and dimensions.

**Table 76. MPC8572E Pinout Listing (continued)**

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes
--------	-------------	--------------------	----------	--------------	-------

25. When operating in DDR2 mode, connect Dn\_MDIC[0] to ground through 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor, and connect Dn\_MDIC[1] to GVDD through 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength mode) precision 1% resistor. When operating in DDR3 mode, connect Dn\_MDIC[0] to ground through 20-Ω (full-strength mode) or 40-Ω (half-strength mode) precision 1% resistor, and connect Dn\_MDIC[1] to GVDD through 20-Ω (full-strength mode) or 40-Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
26. These pins should be connected to XVDD\_SRDS1.
27. These pins should be pulled to ground (XGND\_SRDS1) through a 300-Ω (±10%) resistor.
28. These pins should be left floating.
29. These pins should be pulled up to TVDD through a 2–10 KΩ resistor.
30. These pins have other manufacturing or debug test functions. It is recommended to add both pull-up resistor pads to OVDD and pull-down resistor pads to GND on board to support future debug testing when needed.
31. DDRCLK input is only required when the MPC8572E DDR controller is running in asynchronous mode. When the DDR controller is configured to run in synchronous mode via POR setting `cfg_ddr_pll[0:2]=111`, the DDRCLK input is not required. It is recommended to tie it off to GND when DDR controller is running in synchronous mode. See the *MPC8572E PowerQUICC™ III Integrated Host Processor Family Reference Manual* Rev.0, Table 4-3 in section 4.2.2 “Clock Signals”, section 4.4.3.2 “DDR PLL Ratio” and Table 4-10 “DDR Complex Clock PLL Ratio” for more detailed description regarding DDR controller operation in asynchronous and synchronous modes.
32. EC\_GTX\_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: GMII, TBI, RGMII and RTBI. If none of the eTSEC ports is operating in these modes, the EC\_GTX\_CLK125 input can be tied off to GND.
33. These pins should be pulled to ground (GND).
34. These pins are sampled at POR for General Purpose configuration use by software. Their value has no impact on the functionality of the hardware.

## Thermal

$$V_f > 0.40 \text{ V}$$

$$V_f < 0.90 \text{ V}$$

Operating range 2–300  $\mu\text{A}$

Diode leakage < 10 nA @ 125°C

An approximate value of the ideality may be obtained by calibrating the device near the expected operating temperature.

Ideality factor is defined as the deviation from the ideal diode equation:

$$I_{fw} = I_s \left[ e^{\frac{qV_f}{nKT}} - 1 \right]$$

Another useful equation is:

$$V_H - V_L = n \frac{KT}{q} \left[ \ln \frac{I_H}{I_L} \right]$$

Where:

$I_{fw}$  = Forward current

$I_s$  = Saturation current

$V_d$  = Voltage at diode

$V_f$  = Voltage forward biased

$V_H$  = Diode voltage while  $I_H$  is flowing

$V_L$  = Diode voltage while  $I_L$  is flowing

$I_H$  = Larger diode bias current

$I_L$  = Smaller diode bias current

$q$  = Charge of electron ( $1.6 \times 10^{-19} \text{ C}$ )

$n$  = Ideality factor (normally 1.0)

$K$  = Boltzman's constant ( $1.38 \times 10^{-23} \text{ Joules/K}$ )



$T$  = Temperature (Kelvins)

The ratio of  $I_H$  to  $I_L$  is usually selected to be 10:1. The above simplifies to the following:

$$V_H - V_L = 1.986 \times 10^{-4} \times nT$$

Solving for  $T$ , the equation becomes:

$$nT = \frac{V_H - V_L}{1.986 \times 10^{-4}}$$



COP Connector Physical Pinout

**Notes:**

1. The COP port and target board should be able to independently assert  $\overline{\text{HRESET}}$  and  $\overline{\text{TRST}}$  to the processor to fully control the processor as shown here.
2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
3. The KEY location (pin 14) is not physically present on the COP header.
4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
6. Asserting  $\overline{\text{SRESET}}$  causes a machine check interrupt to the e500 cores.

Figure 66. JTAG Interface Connection

## 21.10 Guidelines for High-Speed Interface Termination

### 21.10.1 SerDes 1 Interface Entirely Unused

If the high-speed SerDes 1 interface is not used at all, the unused pin should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD1\_TX[7:0]
- $\overline{\text{SD1\_TX}}[7:0]$
- Reserved pins C24, C25, H26, H27

The following pins must be connected to XGND\_SRDS1:

- SD1\_RX[7:0]
- $\overline{\text{SD1\_RX}}[7:0]$
- SD1\_REF\_CLK
- $\overline{\text{SD1\_REF\_CLK}}$

Pins K32 and C29 must be tied to  $\text{XV}_{\text{DD\_SRDS1}}$ . Pins K31 and C30 must be tied to XGND\_SRDS1 through a 300- $\Omega$  resistor.

The POR configuration pin `cfg_srds1_en` on TSEC2\_TXD[5] can be used to power down SerDes 1 block for power saving. Note that both SVDD\_SRDS1 and XVDD\_SRDS1 must remain powered.

### 21.10.2 SerDes 1 Interface Partly Unused

If only part of the high speed SerDes 1 interface pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

The following pins must be left unconnected (float) if not used:

- SD1\_TX[7:0]
- $\overline{\text{SD1\_TX}}[7:0]$
- Reserved pins: C24, C25, H26, H27

The following pins must be connected to XGND\_SRDS1 if not used:

- SD1\_RX[7:0]
- $\overline{\text{SD1\_RX}}[7:0]$

Pins K32 and C29 must be tied to  $\text{XV}_{\text{DD\_SRDS1}}$ . Pins K31 and C30 must be tied to XGND\_SRDS1 through a 300- $\Omega$  resistor.