# E·XFL

#### NXP USA Inc. - MPC8572LVJAVNE Datasheet



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	-
Number of Cores/Bus Width	-
Speed	-
Co-Processors/DSP	-
RAM Controllers	-
Graphics Acceleration	-
Display & Interface Controllers	-
Ethernet	-
SATA	-
USB	-
Voltage - I/O	-
Operating Temperature	-
Security Features	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc8572lvjavne

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Supports fully nested interrupt delivery
- Interrupts can be routed to external pin for external processing.
- Interrupts can be routed to the e500 core's standard or critical interrupt inputs.
- Interrupt summary registers allow fast identification of interrupt source.
- Integrated security engine (SEC) optimized to process all the algorithms associated with IPSec, IKE, SSL/TLS, SRTP, 802.16e, and 3GPP
  - Four crypto-channels, each supporting multi-command descriptor chains
    - Dynamic assignment of crypto-execution units through an integrated controller
    - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
  - PKEU—public key execution unit
    - RSA and Diffie-Hellman; programmable field size up to 4096 bits
    - Elliptic curve cryptography with F<sub>2</sub>m and F(p) modes and programmable field size up to 1023 bits
  - DEU—Data Encryption Standard execution unit
    - DES, 3DES
    - Two key (K1, K2, K1) or three key (K1, K2, K3)
    - ECB, CBC and OFB-64 modes for both DES and 3DES
  - AESU—Advanced Encryption Standard unit
    - Implements the Rijndael symmetric key cipher
    - ECB, CBC, CTR, CCM, GCM, CMAC, OFB-128, CFB-128, and LRW modes
    - 128-, 192-, and 256-bit key lengths
  - AFEU—ARC four execution unit
    - Implements a stream cipher compatible with the RC4 algorithm
    - 40- to 128-bit programmable key
  - MDEU—message digest execution unit
    - SHA-1 with 160-bit message digest
    - SHA-2 (SHA-256, SHA-384, SHA-512)
    - MD5 with 128-bit message digest
    - HMAC with all algorithms
  - KEU—Kasumi execution unit
    - Implements F8 algorithm for encryption and F9 algorithm for integrity checking
    - Also supports A5/3 and GEA-3 algorithms
  - RNG—random number generator
  - XOR engine for parity checking in RAID storage applications
  - CRC execution unit
    - CRC-32 and CRC-32C
- Pattern Matching Engine with DEFLATE decompression



- Regular expression (regex) pattern matching
  - Built-in case insensitivity, wildcard support, no pattern explosion
  - Cross-packet pattern detection
  - Fast pattern database compilation and fast incremental updates
  - 16000 patterns, each up to 128 bytes in length
  - Patterns can be split into 256 sets, each of which can contain 16 subsets
- Stateful rule engine enables hardware execution of state-aware logic when a pattern is found
  - Useful for contextual searches, multi-pattern signatures, or for performing additional checks after a pattern is found
  - Capable of capturing and utilizing data from the data stream (such as LENGTH field) and using that information in subsequent pattern searches (for example, positive match only if pattern is detected within the number of bytes specified in the LENGTH field)
  - 8192 stateful rules
- Deflate engine
  - Supports decompression of DEFLATE compression format including zlib and gzip
  - Can work independently or in conjunction with the Pattern Matching Engine (that is decompressed data can be passed directly to the Pattern Matching Engine without further software involvement or memory copying)
- Two Table Lookup Units (TLU)
  - Hardware-based lookup engine offloads table searches from e500 cores
  - Longest prefix match, exact match, chained hash, and flat data table formats
  - Up to 32 tables, with each table up to 16M entries
  - 32-, 64-, 96-, or 128-bit keys
- Two I<sup>2</sup>C controllers
  - Two-wire interface
  - Multiple master support
  - Master or slave I<sup>2</sup>C mode support
  - On-chip digital filtering rejects spikes on the bus
- Boot sequencer
  - Optionally loads configuration data from serial ROM at reset the I<sup>2</sup>C interface
  - Can be used to initialize configuration registers and/or memory
  - Supports extended I<sup>2</sup>C addressing mode
  - Data integrity checked with preamble signature and CRC
- DUART
  - Two 4-wire interfaces (SIN, SOUT,  $\overline{\text{RTS}}$ ,  $\overline{\text{CTS}}$ )
  - Programming model compatible with the original 16450 UART and the PC16550D
- Enhanced local bus controller (eLBC)



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

Figure 16 shows the TBI receive AC timing diagram.



Figure 16. TBI Receive AC Timing Diagram

### 8.2.5 TBI Single-Clock Mode AC Specifications

When the eTSEC is configured for TBI modes, all clocks are supplied from external sources to the relevant eTSEC interface. In single-clock TBI mode, when a 125-MHz TBI receive clock is supplied on TSEC*n* pin (no receive clock is used in this mode, whereas for the dual-clock mode this is the PMA1 receive clock). The 125-MHz transmit clock is applied in all TBI modes.

A summary of the single-clock TBI mode AC specifications for receive appears in Table 33.

Table 33. TBI single-clock Mode Receive AC Timing Specification

At recommended operating conditions with LV\_{DD}/TV\_{DD} of 2.5/ 3.3 V ± 5%.

Parameter/Condition	Symbol	Min	Тур	Max	Unit
RX_CLK clock period	t <sub>TRRX</sub>	7.5	8.0	8.5	ns
RX_CLK duty cycle	t <sub>TRRH</sub> /t <sub>TRRX</sub>	40	50	60	%
RX_CLK peak-to-peak jitter	t <sub>TRRJ</sub>	_	_	250	ps
Rise time RX_CLK (20%-80%)	t <sub>TRRR</sub>	_	_	1.0	ns
Fall time RX_CLK (80%–20%)	t <sub>TRRF</sub>	_	_	1.0	ns
RCG[9:0] setup time to RX_CLK rising edge	t <sub>TRRDVKH</sub>	2.0	_	—	ns
RCG[9:0] hold time to RX_CLK rising edge	t <sub>TRRDXKH</sub>	1.0		_	ns

![](_page_4_Picture_0.jpeg)

Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

![](_page_4_Figure_2.jpeg)

![](_page_4_Figure_3.jpeg)

Table 39 lists the SGMII DC receiver electrical characteristics.

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage		XV <sub>DD_SRDS2</sub>	1.045	1.1	1.155	V	_
DC Input voltage range		—		N/A		—	1
Input differential voltage	LSTS = 0	V <sub>RX_DIFFp-p</sub>	100	100 — 1		mV	2, 4
	LSTS = 1		175	—			
Loss of signal threshold	s of signal threshold LSTS = 0		30	—	100	mV	3, 4
	LSTS = 1		65	—	175		
Input AC common mode v	oltage	V <sub>CM_ACp-p</sub>		—	100	mV	5
Receiver differential input	impedance	Z <sub>RX_DIFF</sub>	80	100	120	Ω	
Receiver common mode input impedance		Z <sub>RX_CM</sub>	20	—	35	Ω	—
Common mode input volta	ige	V <sub>CM</sub>	_	V <sub>xcorevss</sub>	_	V	6

Table 39. SGMII DC Receiver Electrical Characteristics

#### Note:

1. Input must be externally AC-coupled.

2. V<sub>RX DIFFp-p</sub> is also referred to as peak to peak input differential voltage

3. The concept of this parameter is equivalent to the Electrical Idle Detect Threshold parameter in PCI Express. Refer to PCI Express Differential Receiver (RX) Input Specifications section for further explanation.

4. The LSTS shown in the table refers to the LSTSAB or LSTSEF bit field of MPC8572E's SerDes 2 Control Register.

5.  $V_{\mbox{CM}\_\mbox{ACp-p}}$  is also referred to as peak to peak AC common mode voltage.

6. On-chip termination to SGND\_SRDS2 (xcorevss).

![](_page_5_Picture_0.jpeg)

#### **Ethernet Management Interface Electrical Characteristics**

#### Table 42. eTSEC IEEE 1588 AC Timing Specifications (continued)

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3 V ± 5% or 2.5 V ± 5%

Parameter/Condition	Symbol	Min	Тур	Max	Unit	Note
TSEC_1588_CLK_OUT duty cycle	t <sub>T1588</sub> CLKOTH /t <sub>T1588</sub> CLKOUT	30	50	70	%	_
TSEC_1588_PULSE_OUT	t <sub>T1588OV</sub>	0.5	_	3.0	ns	_
TSEC_1588_TRIG_IN pulse width	t <sub>T1588</sub> trigh	2*t <sub>T1588CLK_MAX</sub>	—	_	ns	2

#### Note:

1.When TMR\_CTRL[CKSEL] is set as '00', the external TSEC\_1588\_CLK input is selected as the 1588 timer reference clock source, with the timing defined in Table 42, "eTSEC IEEE 1588 AC Timing Specifications." The maximum value of t<sub>T1588CLK</sub> is defined in terms of T<sub>TX\_CLK</sub>, that is the maximum clock cycle period of the equivalent interface speed that the eTSEC1 port is running at. When eTSEC1 is configured to operate in the parallel mode, the T<sub>TX\_CLK</sub> is the maximum clock period of the TSEC1\_TX\_CLK. When eTSEC1 operates in SGMII mode, the maximum value of t<sub>T1588CLK</sub> is defined in terms of the recovered clock from SGMII SerDes. For example, for SGMII 10/100/1000 Mbps modes, the maximum value of t<sub>T1588CLK</sub> is 3600, 360, 72 ns respectively. See the *MPC8572E PowerQUICC™ III Integrated Communications Processor Reference Manual* for detailed description of TMR\_CTRL registers.

2. It needs to be at least two times of the clock period of the clock selected by TMR\_CTRL[CKSEL].

# 9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals ECn\_MDIO (management data input/output) and ECn\_MDC (management data clock). The electrical characteristics for GMII, SGMII, RGMII, RMII, TBI and RTBI are specified in "Section 8, "Ethernet: Enhanced Three-Speed Ethernet (eTSEC)."

### 9.1 MII Management DC Electrical Characteristics

The ECn\_MDC and ECn\_MDIO are defined to operate at a supply voltage of 3.3 V or 2.5 V. The DC electrical characteristics for ECn\_MDIO and ECn\_MDC are provided in Table 43 and Table 44.

Parameter	Symbol	Min	Max	Unit	Notes
Supply voltage (3.3 V)	LV <sub>DD</sub> /TV <sub>DD</sub>	3.13	3.47	V	1, 2
Output high voltage ( $LV_{DD}/TV_{DD} = Min, I_{OH} = -1.0 mA$ )	V <sub>OH</sub>	2.10	OV <sub>DD</sub> + 0.3	V	—
Output low voltage (LV <sub>DD</sub> /TV <sub>DD</sub> =Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND	0.50	V	—
Input high voltage	V <sub>IH</sub>	2.0	—	V	_
Input low voltage	V <sub>IL</sub>	—	0.90	V	_
Input high current $(LV_{DD}/TV_{DD} = Max, V_{IN}^{3} = 2.1 \text{ V})$	Iн	_	40	μΑ	—

Table 43. MII Management DC Electrical Characteristics ( $LV_{DD}/TV_{DD}$ =3.3 V)

![](_page_6_Picture_0.jpeg)

#### **Ethernet Management Interface Electrical Characteristics**

#### Table 45. MII Management AC Timing Specifications (continued)

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3 V ± 5% or 2.5 V ± 5%.

Parameter/Condition	Symbol <sup>1</sup>	Min	Тур	Мах	Unit	Notes
ECn_MDIO to ECn_MDC setup time	t <sub>MDDVKH</sub>	5	—	-	ns	_
ECn_MDIO to ECn_MDC hold time	t <sub>MDDXKH</sub>	0	—	-	ns	_
ECn_MDC rise time	t <sub>MDCR</sub>	-	—	10	ns	4
ECn_MDC fall time	t <sub>MDHF</sub>	—	—	10	ns	4

#### Notes:

1. The symbols used for timing specifications herein follow the pattern of t(first two letters of functional block)(signal)(state)

(reference)(state) for inputs and  $t_{(first two letters of functional block)(reference)(state)(signal)(state)}$  for outputs. For example,  $t_{MDKHDX}$  symbolizes management data timing (MD) for the time  $t_{MDC}$  from clock reference (K) high (H) until data outputs (D) are invalid (X) or data hold time. Also,  $t_{MDDVKH}$  symbolizes management data timing (MD) with respect to the time data input signals (D) reach the valid state (V) relative to the  $t_{MDC}$  clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

- 2. This parameter is dependent on the eTSEC system clock speed, which is half of the Platform Frequency ( $f_{CCB}$ ). The actual ECn\_MDC output clock frequency for a specific eTSEC port can be programmed by configuring the MgmtClk bit field of MPC8572E's MIIMCFG register, based on the platform (CCB) clock running for the device. The formula is: Platform Frequency (CCB)/(2\*Frequency Divider determined by MIICFG[MgmtClk] encoding selection). For example, if MIICFG[MgmtClk] = 000 and the platform (CCB) is currently running at 533 MHz,  $f_{MDC} = 533/(2*4*8) = 533/64 = 8.3$  MHz. That is, for a system running at a particular platform frequency ( $f_{CCB}$ ), the ECn\_MDC output clock frequency can be programmed between maximum  $f_{MDC} = f_{CCB}/64$  and minimum  $f_{MDC} = f_{CCB}/448$ . Refer to MPC8572E reference manual's MIIMCFG register section for more detail.
- 3. The maximum ECn\_MDC output clock frequency is defined based on the maximum platform frequency for MPC8572E (600 MHz) divided by 64, while the minimum ECn\_MDC output clock frequency is defined based on the minimum platform frequency for MPC8572E (400 MHz) divided by 448, following the formula described in Note 2 above. The typical ECn\_MDC output clock frequency of 2.5 MHz is shown for reference purpose per IEEE 802.3 specification.
- 4. Guaranteed by design.
- 5. t<sub>plb clk</sub> is the platform (CCB) clock.

Figure 28 shows the MII management AC timing diagram.

![](_page_6_Figure_13.jpeg)

Figure 28. MII Management Interface Timing Diagram

![](_page_7_Picture_0.jpeg)

![](_page_7_Figure_2.jpeg)

Figure 34. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Enabled)

1<sup>2</sup>C

#### Table 54. I<sup>2</sup>C DC Electrical Characteristics (continued)

Capacitance for each I/O pin	CI		10	pF	

#### Notes:

1. Output voltage (open drain or open collector) condition = 3 mA sink current.

2. Refer to the MPC8572E PowerQUICC<sup>™</sup> III Integrated Host Processor Family Reference Manual for information on the digital filter used.

3. I/O pins will obstruct the SDA and SCL lines if  $\mathsf{OV}_\mathsf{DD}$  is switched off.

# 13.2 I<sup>2</sup>C AC Electrical Specifications

Table 55 provides the AC timing parameters for the  $I^2C$  interfaces.

#### Table 55. I<sup>2</sup>C AC Electrical Specifications

At recommended operating conditions with  $OV_{DD}$  of 3.3 V ± 5%. All values refer to  $V_{IH}$  (min) and  $V_{IL}$  (max) levels (see Table 2).

Parameter	Symbol <sup>1</sup>	Min	Max	Unit
SCL clock frequency	f <sub>I2C</sub>	0	400	kHz <sup>4</sup>
Low period of the SCL clock	t <sub>I2CL</sub>	1.3	_	μs
High period of the SCL clock	t <sub>I2CH</sub>	0.6	_	μs
Setup time for a repeated START condition	t <sub>I2SVKH</sub>	0.6		μs
Hold time (repeated) START condition (after this period, the first clock pulse is generated)	t <sub>I2SXKL</sub>	0.6	—	μs
Data setup time	t <sub>I2DVKH</sub>	100	_	ns
Data input hold time: CBUS compatible masters I <sup>2</sup> C bus devices	t <sub>i2DXKL</sub>	$\overline{0^2}$		μs
Data output delay time	t <sub>I2OVKL</sub>	—	0.9 <sup>3</sup>	μs
Setup time for STOP condition	t <sub>I2PVKH</sub>	0.6	—	μs
Bus free time between a STOP and START condition	t <sub>I2KHDX</sub>	1.3	—	μs
Noise margin at the LOW level for each connected device (including hysteresis)	V <sub>NL</sub>	$0.1 \times OV_{DD}$	—	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V <sub>NH</sub>	$0.2 \times OV_{DD}$	—	V

![](_page_9_Picture_0.jpeg)

At recommended operating conditions with OV<sub>DD</sub> of 3.3 V ± 5%. All values refer to V<sub>IH</sub> (min) and V<sub>IL</sub> (max) levels (see Table 2).

Parameter	Symbol <sup>1</sup>	Min	Мах	Unit
Capacitive load for each bus line	Cb	—	400	pF

#### Notes:

NXP Semiconductors

- 1. The symbols used for timing specifications herein follow the pattern t<sub>(first two letters of functional block)(signal)(state)(reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>I2DVKH</sub> symbolizes I<sup>2</sup>C timing (I2) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>I2SXKL</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the low (L) state or hold time. Also, t<sub>I2PVKH</sub> symbolizes I<sup>2</sup>C timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> clock reference (K) going to the t<sub>I2C</sub> timing (I2) for the time that the data with respect to the STOP condition (P) reaching the valid state (V) relative to the t<sub>I2C</sub> clock reference (K) going to the high (H) state or setup time.</sub>
- 2. As a transmitter, the MPC8572E provides a delay time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP condition. When the MPC8572E acts as the I2C bus master while transmitting, the MPC8572E drives both SCL and SDA. As long as the load on SCL and SDA are balanced, the MPC8572E would not cause unintended generation of START or STOP condition. Therefore, the 300 ns SDA output delay time is not a concern. If, under some rare condition, the 300 ns SDA output delay time is required for the MPC8572E as transmitter, application note AN2919 referred to in note 4 below is recommended.
- 3. The maximum t<sub>I2OVKL</sub> has only to be met if the device does not stretch the LOW period (t<sub>I2CL</sub>) of the SCL signal.
- 4. The requirements for I<sup>2</sup>C frequency calculation must be followed. Refer to Freescale application note AN2919, *Determining the I<sup>2</sup>C Frequency Divider Ratio for SCL*.

Figure 40 provides the AC test load for the  $I^2C$ .

![](_page_9_Figure_10.jpeg)

Figure 40. I<sup>2</sup>C AC Test Load

Figure 41 shows the AC timing diagram for the  $I^2C$  bus.

![](_page_9_Figure_13.jpeg)

Figure 41. I<sup>2</sup>C Bus AC Timing Diagram

![](_page_10_Picture_0.jpeg)

High-Speed Serial Interfaces (HSSI)

# 15 High-Speed Serial Interfaces (HSSI)

The MPC8572E features two Serializer/Deserializer (SerDes) interfaces to be used for high-speed serial interconnect applications. The SerDes1 interface can be used for PCI Express and/or Serial RapidIO data transfers. The SerDes2 is dedicated for SGMII application.

This section describes the common portion of SerDes DC electrical specifications, which is the DC requirement for SerDes Reference Clocks. The SerDes data lane's transmitter and receiver reference circuits are also shown.

# 15.1 Signal Terms Definition

The SerDes utilizes differential signaling to transfer data across the serial link. This section defines terms used in the description and specification of differential signals.

Figure 43 shows how the signals are defined. For illustration purpose, only one SerDes lane is used for description. The figure shows waveform for either a transmitter output (SDn\_TX and SDn\_TX) or a receiver input (SDn\_RX and  $\overline{SDn_RX}$ ). Each signal swings between A Volts and B Volts where A > B.

Using this waveform, the definitions are as follows. To simplify illustration, the following definitions assume that the SerDes transmitter and receiver operate in a fully symmetrical differential signaling environment.

#### 1. Single-Ended Swing

The transmitter output signals and the receiver input signals SDn\_TX, SDn\_TX, SDn\_RX and SDn\_RX each have a peak-to-peak swing of A - B Volts. This is also referred as each signal wire's Single-Ended Swing.

2. Differential Output Voltage, V<sub>OD</sub> (or Differential Output Swing):

The Differential Output Voltage (or Swing) of the transmitter,  $V_{OD}$ , is defined as the difference of the two complimentary output voltages:  $V_{SDn_TX} - V_{\overline{SDn_TX}}$ . The  $V_{OD}$  value can be either positive or negative.

3. Differential Input Voltage, V<sub>ID</sub> (or Differential Input Swing):

The Differential Input Voltage (or Swing) of the receiver,  $V_{ID}$ , is defined as the difference of the two complimentary input voltages:  $V_{SDn_RX} - V_{\overline{SDn_RX}}$ . The  $V_{ID}$  value can be either positive or negative.

4. Differential Peak Voltage, V<sub>DIFFp</sub>

The peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak Voltage,  $V_{DIFFp} = |A - B|$  Volts.

### 5. Differential Peak-to-Peak, V<sub>DIFFp-p</sub>

Because the differential output signal of the transmitter and the differential input signal of the receiver each range from A – B to –(A – B) Volts, the peak-to-peak value of the differential transmitter output signal or the differential receiver input signal is defined as Differential Peak-to-Peak Voltage,  $V_{DIFFp-p} = 2*V_{DIFFp} = 2*|(A – B)|$  Volts, which is twice of differential swing in amplitude, or twice of the differential peak. For example, the output differential peak-peak voltage can also be calculated as  $V_{TX-DIFFp-p} = 2*|V_{OD}|$ .

![](_page_11_Picture_1.jpeg)

#### 6. Differential Waveform

- 1. The differential waveform is constructed by subtracting the inverting signal ( $\overline{SDn_TX}$ , for example) from the non-inverting signal ( $SDn_TX$ , for example) within a differential pair. There is only one signal trace curve in a differential waveform. The voltage represented in the differential waveform is not referenced to ground. Refer to Figure 52 as an example for differential waveform.
- 2. Common Mode Voltage, V<sub>cm</sub>

The Common Mode Voltage is equal to one half of the sum of the voltages between each conductor of a balanced interchange circuit and ground. In this example, for SerDes output,  $V_{cm_out} = (V_{SDn_TX} + V_{\overline{SDn_TX}})/2 = (A + B) / 2$ , which is the arithmetic mean of the two complimentary output voltages within a differential pair. In a system, the common mode voltage may often differ from one component's output to the other's input. Sometimes, it may be even different between the receiver input and driver output circuits within the same component. It is also referred as the DC offset in some occasion.

![](_page_11_Figure_6.jpeg)

Figure 43. Differential Voltage Definitions for Transmitter or Receiver

To illustrate these definitions using real values, consider the case of a CML (Current Mode Logic) transmitter that has a common mode voltage of 2.25 V and each of its outputs, TD and TD, has a swing that goes between 2.5 V and 2.0 V. Using these values, the peak-to-peak voltage swing of each signal (TD or TD) is 500 mV p-p, which is referred as the single-ended swing for each signal. In this example, because the differential signaling environment is fully symmetrical, the transmitter output's differential swing (V<sub>OD</sub>) has the same amplitude as each signal's single-ended swing. The differential output signal ranges between 500 mV and –500 mV, in other words, V<sub>OD</sub> is 500 mV in one phase and –500 mV in the other phase. The peak differential voltage (V<sub>DIFFp</sub>) is 500 mV. The peak-to-peak differential voltage (V<sub>DIFFp</sub>) is 1000 mV p-p.

## 15.2 SerDes Reference Clocks

The SerDes reference clock inputs are applied to an internal PLL whose output creates the clock used by the corresponding SerDes lanes. The SerDes reference clocks inputs are SD1\_REF\_CLK and

![](_page_12_Picture_0.jpeg)

#### High-Speed Serial Interfaces (HSSI)

clock driver chip manufacturer to verify whether this connection scheme is compatible with a particular clock driver chip.

![](_page_12_Figure_3.jpeg)

Figure 50. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)

Figure 51 shows the SerDes reference clock connection reference circuits for a single-ended clock driver. It assumes the DC levels of the clock driver are compatible with MPC8572E SerDes reference clock input's DC requirement.

![](_page_12_Figure_6.jpeg)

# 15.2.4 AC Requirements for SerDes Reference Clocks

The clock driver selected should provide a high quality reference clock with low phase noise and cycle-to-cycle jitter. Phase noise less than 100KHz can be tracked by the PLL and data recovery loops and

![](_page_13_Picture_0.jpeg)

![](_page_13_Picture_1.jpeg)

#### • Section 17, "Serial RapidIO"

Note that external AC Coupling capacitor is required for the above three serial transmission protocols with the capacitor value defined in specification of each protocol section.

# 16 PCI Express

This section describes the DC and AC electrical specifications for the PCI Express bus of the MPC8572E.

# 16.1 <u>DC Requirements</u> for PCI Express SD1\_REF\_CLK and SD1\_REF\_CLK

For more information, see Section 15.2, "SerDes Reference Clocks."

## 16.2 AC Requirements for PCI Express SerDes Reference Clocks

Table 61 lists AC requirements.

Symbol	Parameter Description	Min	Typical	Max	Units	Notes
t <sub>REF</sub>	REFCLK cycle time	_	10		ns	1
t <sub>REFCJ</sub>	REFCLK cycle-to-cycle jitter. Difference in the period of any two adjacent REFCLK cycles	_	_	100	ps	
t <sub>REFPJ</sub>	Phase jitter. Deviation in edge location with respect to mean edge location	-50	—	50	ps	—

#### Table 61. SD1\_REF\_CLK and SD1\_REF\_CLK AC Requirements

Notes:

1. Typical cycle time is based on PCI Express Card Electromechanical Specification Revision 1.0a.

# 16.3 Clocking Dependencies

The ports on the two ends of a link must transmit data at a rate that is within 600 parts per million (ppm) of each other at all times. This is specified to allow bit rate clock sources with a +/-300 ppm tolerance.

# 16.4 Physical Layer Specifications

The following is a summary of the specifications for the physical layer of PCI Express on this device. For further details as well as the specifications of the transport and data link layer, Use the PCI Express Base Specification. REV. 1.0a document.

## 16.4.1 Differential Transmitter (TX) Output

Table 62 defines the specifications for the differential output at all transmitters (TXs). The parameters are specified at the component pins.

![](_page_14_Picture_0.jpeg)

PCI Express

Table 62. Differential Transmitter	(TX) Output Specifications
------------------------------------	----------------------------

Symbol	Parameter	Min	Nominal	Мах	Units	Comments
UI	Unit Interval	399.88	400	400.12	ps	Each UI is 400 ps ± 300 ppm. UI does not account for Spread Spectrum Clock dictated variations. See Note 1.
V <sub>TX-DIFFp-p</sub>	Differential Peak-to-Peak Output Voltage	0.8	—	1.2	V	$V_{TX-DIFFp-p} = 2^*  V_{TX-D+} - V_{TX-D-} $ See Note 2.
V <sub>TX-DE-RATIO</sub>	De- Emphasized Differential Output Voltage (Ratio)	-3.0	-3.5	-4.0	dB	Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.
T <sub>TX-EYE</sub>	Minimum TX Eye Width	0.70	—	—	UI	The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI. See Notes 2 and 3.
T <sub>TX-EYE-MEDIAN-to-</sub> MAX-JITTER	Maximum time between the jitter median and maximum deviation from the median.	_	_	0.15	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.
T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>	D+/D- TX Output Rise/Fall Time	0.125	—	—	UI	See Notes 2 and 5
V <sub>TX-CM-ACp</sub>	RMS AC Peak Common Mode Output Voltage		—	20	mV	
V <sub>TX-CM-DC-ACTIVE-</sub> IDLE-DELTA	Absolute Delta of DC Common Mode Voltage During L0 and Electrical Idle	0	_	100	mV	$\label{eq:logical_state} \begin{array}{l}  V_{TX}\text{-}CM\text{-}DC (during L0) - V_{TX}\text{-}CM\text{-}Idle\text{-}DC (During Electrical Idle)}  <= 100 \text{ mV} \\ V_{TX}\text{-}CM\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \text{ [L0]} \\ V_{TX}\text{-}CM\text{-}Idle\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \\ \text{[Electrical Idle]} \\ \text{See Note 2.} \end{array}$
V <sub>TX-CM</sub> -DC-LINE-DELTA	Absolute Delta of DC Common Mode between D+ and D–	0	—	25	mV	$\begin{split}  V_{\text{TX-CM-DC-D+}} - V_{\text{TX-CM-DC-D-}}  &<= 25 \text{ mV} \\ V_{\text{TX-CM-DC-D+}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D+}}  \\ V_{\text{TX-CM-DC-D-}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D-}}  \\ \text{See Note 2.} \end{split}$
V <sub>TX-IDLE-DIFFp</sub>	Electrical Idle differential Peak Output Voltage	0	—	20	mV	$V_{TX-IDLE-DIFFp} =  V_{TX-IDLE-D+} - V_{TX-IDLE-D-}  \le 20$ mV See Note 2.
V <sub>TX-RCV-DETECT</sub>	The amount of voltage change allowed during Receiver Detection			600	mV	The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6.

![](_page_15_Picture_0.jpeg)

PCI Express

Symbol	Parameter	Min	Nominal	Мах	Units	Comments
T <sub>RX-EYE</sub> -MEDIAN-to-MAX -JITTER	Maximum time between the jitter median and maximum deviation from the median.		_	0.3	UI	Jitter is defined as the measurement variation of the crossing points ( $V_{RX-DIFFp-p}$ = 0 V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2, 3 and 7.
V <sub>RX-CM-ACp</sub>	AC Peak Common Mode Input Voltage	_	_	150	mV	
RL <sub>RX-DIFF</sub>	Differential Return Loss	15	_	_	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at +300 mV and -300 mV, respectively. See Note 4
RL <sub>RX-CM</sub>	Common Mode Return Loss	6	—	_	dB	Measured over 50 MHz to 1.25 GHz with the D+ and D- lines biased at 0 V. See Note 4
Z <sub>RX-DIFF-DC</sub>	DC Differential Input Impedance	80	100	120	Ω	RX DC Differential mode impedance. See Note 5
Z <sub>RX-DC</sub>	DC Input Impedance	40	50	60	Ω	Required RX D+ as well as D- DC Impedance (50 ± 20% tolerance). See Notes 2 and 5.
Z <sub>RX-HIGH-IMP-DC</sub>	Powered Down DC Input Impedance	200 k	—	_	Ω	Required RX D+ as well as D- DC Impedance when the Receiver terminations do not have power. See Note 6.
V <sub>RX</sub> -IDLE-DET-DIFFp-p	Electrical Idle Detect Threshold	65	—	175	mV	V <sub>RX-IDLE-DET-DIFFp-p</sub> = 2* V <sub>RX-D+</sub> -V <sub>RX-D</sub> -  Measured at the package pins of the Receiver
T <sub>RX-IDLE-DET-DIFF-</sub> ENTERTIME	Unexpected Electrical Idle Enter Detect Threshold Integration Time			10	ms	An unexpected Electrical Idle ( $V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$ ) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERING}$ to signal an unexpected idle condition.

#### Table 63. Differential Receiver (RX) Input Specifications (continued)

![](_page_16_Picture_0.jpeg)

Package Description

# 18.1 Package Parameters for the MPC8572E FC-PBGA

The package parameters are as provided in the following list. The package type is  $33 \text{ mm} \times 33 \text{ mm}$ , 1023 flip chip plastic ball grid array (FC-PBGA).

Package outline	33 mm × 33 mm
Interconnects	1023
Ball Pitch	1 mm
Ball Diameter (Typical)	0.6 mm
Solder Balls	63% Sn
	37% Pb
Solder Balls (Lead-Free)	96.5% Sn
	3.5% Ag

![](_page_17_Picture_0.jpeg)

Package Description

#### Table 76. MPC8572E Pinout Listing (continued)

Signal	Signal Name	Package Pin Number	Pin Type	Power Supply	Notes			
TSEC3_GTX_CLK	Transmit Clock Out	AE17	0	TV <sub>DD</sub>				
TSEC3_RX_CLK/FEC_RX_CL K/FIFO3_RX_CLK	Receive Clock	AF17	I	TV <sub>DD</sub>	1			
TSEC3_RX_DV/FEC_RX_DV/ FIFO3_RX_DV	Receive Data Valid	AG14	I	TV <sub>DD</sub>	1			
TSEC3_RX_ER/FEC_RX_ER/ FIFO3_RX_ER	Receive Error	AH15	I	TV <sub>DD</sub>	1			
TSEC3_TX_CLK/FEC_TX_CL K/FIFO3_TX_CLK	Transmit Clock In	AF16	I	TV <sub>DD</sub>	1			
TSEC3_TX_EN/FEC_TX_EN/F IFO3_TX_EN	Transmit Enable	AJ18	0	TV <sub>DD</sub>	1, 22			
	Three-Speed Ethern	et Controller 4						
TSEC4_TXD[3:0]/TSEC3_TXD[ 7:4]/FIFO3_TXD[7:4]	Transmit Data	AD15, AC16, AC14, AB16	0	TV <sub>DD</sub>	1, 5, 9			
TSEC4_RXD[3:0]/TSEC3_RXD [7:4]/FIFO3_RXD[7:4]	Receive Data	AE15, AF13, AE14, AH14	I	TV <sub>DD</sub>	1			
TSEC4_GTX_CLK	Transmit Clock Out	AB14	0	TV <sub>DD</sub>	_			
TSEC4_RX_CLK/TSEC3_COL/ FEC_COL/FIFO3_TX_FC	Receive Clock	AG13	I	TV <sub>DD</sub>	1			
TSEC4_RX_DV/TSEC3_CRS/ FEC_CRS/FIFO3_RX_FC	Receive Data Valid	AD13	I/O	TV <sub>DD</sub>	1, 23			
TSEC4_TX_EN/TSEC3_TX_E R/FEC_TX_ER/FIFO3_TX_ER	Transmit Enable	AB15	0	TV <sub>DD</sub>	1, 22			
DUART								
UART_CTS[0:1]	Clear to Send	W30, Y27	I	OV <sub>DD</sub>	_			
UART_RTS[0:1]	Ready to Send	W31, Y30	0	OV <sub>DD</sub>	5, 9			
UART_SIN[0:1]	Receive Data	Y26, W29	I	OV <sub>DD</sub>	_			
UART_SOUT[0:1]	Transmit Data	Y25, W26	0	OV <sub>DD</sub>	5, 9			
I <sup>2</sup> C Interface								
IIC1_SCL	Serial Clock	AC30	I/O	OV <sub>DD</sub>	4, 20			
IIC1_SDA	Serial Data	AB30	I/O	OV <sub>DD</sub>	4, 20			
IIC2_SCL	Serial Clock	AD30	I/O	OV <sub>DD</sub>	4, 20			
IIC2_SDA	Serial Data	AD29	I/O	OV <sub>DD</sub>	4, 20			
SerDes (x10) PCIe, SRIO								

![](_page_18_Picture_0.jpeg)

Package Description

Signal	Signal Name	I Name Package Pin Number		Power Supply	Notes			
VDD	Core, L2, Logic Supply	L14, M13, M15, M17, N12, N14, N16, N20, N22, P11, P13, P15, P17, P19, P21, P23, R12, R14, R16, R18, R20, R22, T13, T15, T19, T21, T23, U12, U14, U18, U20, U22, V13, V15, V17, V19, V21, W12, W14, W16, W18, W20, W22, Y13, Y15, Y17, Y19, Y21, AA12, AA14, AA16, AA18, AA20, AB13		VDD				
SVDD_SRDS1	SerDes Core 1 Logic Supply (xcorevdd)	C31, D29, E28, E32, F30, G28, G31, H29, K30, L31, M29, N32, P30	_	_	_			
SVDD_SRDS2	SerDes Core 2 Logic Supply (xcorevdd)	AD32, AF31, AG29, AJ32, AK29, AK30	_	—	_			
XVDD_SRDS1	SerDes1 Transceiver Supply (xpadvdd)	C26, D24, E27, F25, G26, H24, J27, K25, L26, M24, N27	_	_	_			
XVDD_SRDS2	SerDes2 Transceiver Supply (xpadvdd)	AD24, AD28, AE26, AF25, AG27, AH24, AJ26	_		_			
AVDD_LBIU	Local Bus PLL Supply	A19	_	—	19			
AVDD_DDR	DDR PLL Supply	AM20	_	—	19			
AVDD_CORE0	CPU PLL Supply	B18	_		19			
AVDD_CORE1	CPU PLL Supply	A17	_	—	19			
AVDD_PLAT	Platform PLL Supply	AB32	_		19			
AVDD_SRDS1	SerDes1 PLL Supply	J29	_	_	19			
AVDD_SRDS2	SerDes2 PLL Supply	AH29	_	_	19			
SENSEVDD	VDD Sensing Pin	N18	_	—	13			
SENSEVSS	GND Sensing Pin	P18	—	—	13			
Analog Signals								
MVREF1	SSTL_1.8 Reference Voltage	C16	I	GV <sub>DD</sub> /2	_			
MVREF2	SSTL_1.8 Reference Voltage	AM19	I	GV <sub>DD</sub> /2	_			

#### Table 76. MPC8572E Pinout Listing (continued)

![](_page_19_Picture_0.jpeg)

in the above equation refers to the negotiated link width as the result of PCI Express link training, which may or may not be the same as the link width POR selection.

For proper serial RapidIO operation, the CCB clock frequency must be greater than:

 $\frac{2 \times (0.80) \times (\text{serial RapidIO interface frequency}) \times (\text{serial RapidIO link width})}{64}$ 

See Section 20.4, "1x/4x LP-Serial Signal Descriptions," in the *MPC8572E PowerQUICC III Integrated Host Processor Family Reference Manual* for Serial RapidIO interface width and frequency details.

# 20 Thermal

This section describes the thermal specifications of the MPC8572E.

Table 84 shows the thermal characteristics for the package,  $1023 \ 33 \times 33 \ FC-PBGA$ .

The package uses a  $29.6 \times 29.6$  mm lid that attaches to the substrate. Recommended maximum heat sink force is 10 pounds force (45 Newton).

Rating	Board	Symbol	Value	Unit	Notes
Junction to ambient, natural convection	Single-layer (1s)	$R_{\ThetaJA}$	15	°C/W	1, 2
Junction to ambient, natural convection	Four-layer (2s2p)	$R_{\ThetaJA}$	11	°C/W	1, 3
Junction to ambient (at 200 ft./min.)	Single-layer (1s)	$R_{\Theta JMA}$	11	°C/W	1, 3
Junction to ambient (ar 200 ft./min.)	Four-layer (2s2p)	$R_{\ThetaJMA}$	8	°C/W	1, 3
Junction to board	—	$R_{\Theta J B}$	4	°C/W	4
Junction to case	_	$R_{\ThetaJC}$	0.5	°C/W	5

Table 84. Package Thermal Characteristics

Notes:

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance

- 2. Per JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the active surface of the die and the case top surface determined by the cold plate method (MIL SPEC-883, Method 1012.1).

# 20.1 Temperature Diode

The MPC8572E has a temperature diode on the microprocessor that can be used in conjunction with other system temperature monitoring devices (such as Analog Devices, ADT7461<sup>TM</sup>). These devices use the negative temperature coefficient of a diode operated at a constant current to determine the temperature of the microprocessor and its environment. It is recommended that each MPC8572E device be calibrated.

The following are the specifications of the on-board temperature diode:

#### MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 7

NXP Semiconductors

![](_page_20_Picture_0.jpeg)

System Design Information

![](_page_20_Figure_2.jpeg)

#### Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor to fully control the processor as shown here.
- 2. Populate this with a 10  $\Omega$  resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- 5. This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 cores.