

#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

E·XF

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Core Processor                  | PowerPC e500  |
| Number of Cores/Bus Width       | 2 Core, 32-Bit  |
| Speed                           | 1.333GHz  |
| Co-Processors/DSP               | Signal Processing; SPE                                      |
| RAM Controllers                 | DDR2, DDR3  |
| Graphics Acceleration           | No  |
| Display & Interface Controllers | -   |
| Ethernet                        | 10/100/1000Mbps (4)   |
| SATA                            | -   |
| USB                             | -   |
| Voltage - I/O                   | 1.5V, 1.8V, 2.5V, 3.3V                                      |
| Operating Temperature           | 0°C ~ 105°C (TA)  |
| Security Features               | -   |
| Package / Case                  | 1023-BFBGA, FCBGA   |
| Supplier Device Package         | 1023-FCBGA (33x33)  |
| Purchase URL                    | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc8572lvtaule |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Overview

- Ability to launch DMA from single write transaction
- Serial RapidIO interface unit
  - Supports RapidIO Interconnect Specification, Revision 1.2
  - Both 1x and 4x LP-serial link interfaces
  - Long- and short-haul electricals with selectable pre-compensation
  - Transmission rates of 1.25, 2.5, and 3.125 Gbaud (data rates of 1.0, 2.0, and 2.5 Gbps) per lane
  - Auto-detection of 1x- and 4x-mode operation during port initialization
  - Link initialization and synchronization
  - Large and small size transport information field support selectable at initialization time
  - 34-bit addressing
  - Up to 256 bytes data payload
  - All transaction flows and priorities
  - Atomic set/clr/inc/dec for read-modify-write operations
  - Generation of IO\_READ\_HOME and FLUSH with data for accessing cache-coherent data at a remote memory system
  - Receiver-controlled flow control
  - Error detection, recovery, and time-out for packets and control symbols as required by the RapidIO specification
  - Register and register bit extensions as described in part VIII (Error Management) of the RapidIO specification
  - Hardware recovery only
  - Register support is not required for software-mediated error recovery.
  - Accept-all mode of operation for fail-over support
  - Support for RapidIO error injection
  - Internal LP-serial and application interface-level loopback modes
  - Memory and PHY BIST for at-speed production test
- RapidIO–compliant message unit
  - 4 Kbytes of payload per message
  - Up to sixteen 256-byte segments per message
  - Two inbound data message structures within the inbox
  - Capable of receiving three letters at any mailbox
  - Two outbound data message structures within the outbox
  - Capable of sending three letters simultaneously
  - Single segment multicast to up to 32 devIDs
  - Chaining and direct modes in the outbox
  - Single inbound doorbell message structure
  - Facility to accept port-write messages



Table 20 provides the differential specifications for the MPC8572E differential signals MDQS/ $\overline{MDQS}$  and MCK/ $\overline{MCK}$  when in DDR3 mode.

| Parameter/Condition                 | Symbol            | Min | Max | Unit | Notes |
|-------------------------------------|-------------------|-----|-----|------|-------|
| DC Input Signal Voltage             | V <sub>IN</sub>   | —   | _   | mV   | _     |
| DC Differential Input Voltage       | V <sub>ID</sub>   | —   | _   | mV   | _     |
| AC Differential Input Voltage       | V <sub>IDAC</sub> | —   | _   | mV   | _     |
| DC Differential Output Voltage      | V <sub>OH</sub>   | —   | _   | mV   | _     |
| AC Differential Output Voltage      | V <sub>OHAC</sub> | —   | _   | mV   | _     |
| AC Differential Cross-point Voltage | V <sub>IXAC</sub> | —   | _   | mV   | _     |
| Input Midpoint Voltage              | V <sub>MP</sub>   | —   | _   | mV   |       |

# 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the MPC8572E.

# 7.1 DUART DC Electrical Characteristics

Table 21 provides the DC electrical characteristics for the DUART interface.

 Table 21. DUART DC Electrical Characteristics

| Parameter  | Symbol           | Min  | Мах                    | Unit |
|--|------------------|------|------------------------|------|
| Supply voltage (3.3 V)   | OV <sub>DD</sub> | 3.13 | 3.47                   | V    |
| High-level input voltage   | V <sub>IH</sub>  | 2    | OV <sub>DD</sub> + 0.3 | V    |
| Low-level input voltage  | V <sub>IL</sub>  | -0.3 | 0.8                    | V    |
| Input current $(V_{IN}^{1} = 0 V \text{ or } V_{IN} = V_{DD})$                 | I <sub>IN</sub>  |      | ±5                     | μA   |
| High-level output voltage<br>(OV <sub>DD</sub> = min, I <sub>OH</sub> = -2 mA) | V <sub>OH</sub>  | 2.4  | —                      | V    |
| Low-level output voltage<br>(OV <sub>DD</sub> = min, I <sub>OL</sub> = 2 mA)   | V <sub>OL</sub>  |      | 0.4                    | V    |

### Note:

1. The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 1.

27



### Table 35. RMII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV\_{DD}/TV\_{DD} of 2.5/ 3.3 V  $\pm$  5%.

| Parameter/Condition                             | Symbol <sup>1</sup> | Min | Тур | Мах  | Unit |
|---|---------------------|-----|-----|------|------|
| TSECn_TX_CLK to RMII data TXD[1:0], TX_EN delay | t <sub>RMTDX</sub>  | 1.0 | —   | 10.0 | ns   |

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

Figure 19 shows the RMII transmit AC timing diagram.



Figure 19. RMII Transmit AC Timing Diagram

## 8.2.7.2 RMII Receive AC Timing Specifications

Table 36 shows the RMII receive AC timing specifications.

### Table 36. RMII Receive AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub>/TV<sub>DD</sub> of 2.5/ 3.3 V  $\pm$  5%.

| Parameter/Condition   | Symbol <sup>1</sup> | Min  | Тур  | Max  | Unit |
|---|---------------------|------|------|------|------|
| TSECn_TX_CLK clock period   | t <sub>RMR</sub>    | 15.0 | 20.0 | 25.0 | ns   |
| TSECn_TX_CLK duty cycle   | t <sub>RMRH</sub>   | 35   | 50   | 65   | %    |
| TSECn_TX_CLK peak-to-peak jitter                                  | t <sub>RMRJ</sub>   | _    | _    | 250  | ps   |
| Rise time TSECn_TX_CLK (20%-80%)                                  | t <sub>RMRR</sub>   | 1.0  | —    | 2.0  | ns   |
| Fall time TSECn_TX_CLK (80%–20%)                                  | t <sub>RMRF</sub>   | 1.0  | —    | 2.0  | ns   |
| RXD[1:0], CRS_DV, RX_ER setup time to<br>TSECn_TX_CLK rising edge | t <sub>RMRDV</sub>  | 4.0  | _    | —    | ns   |



#### Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

### Table 36. RMII Receive AC Timing Specifications (continued)

At recommended operating conditions with LV\_DD/TV\_DD of 2.5/ 3.3 V  $\pm$  5%.

| Parameter/Condition  | Symbol <sup>1</sup> | Min | Тур | Max | Unit |
|--|---------------------|-----|-----|-----|------|
| RXD[1:0], CRS_DV, RX_ER hold time to<br>TSECn_TX_CLK rising edge | t <sub>RMRDX</sub>  | 2.0 | —   | _   | ns   |

Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>MRDVKH</sub> symbolizes MII receive timing (MR) with respect to the time data input signals (D) reach the valid state (V) relative to the t<sub>MRX</sub> clock reference (K) going to the high (H) state or setup time. Also, t<sub>MRDXKL</sub> symbolizes MII receive timing (GR) with respect to the time data input signals (D) went invalid (X) relative to the t<sub>MRX</sub> clock reference (K) going to the low (L) state or hold time. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For example, the subscript of t<sub>MRX</sub> represents the MII (M) receive (RX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).</sub>

Figure 20 provides the AC test load for eTSEC.



Figure 20. eTSEC AC Test Load

Figure 21 shows the RMII receive AC timing diagram.



Figure 21. RMII Receive AC Timing Diagram

## 8.3 SGMII Interface Electrical Characteristics

Each SGMII port features a 4-wire AC-Coupled serial link from the dedicated SerDes 2 interface of MPC8572E as shown in Figure 22, where  $C_{TX}$  is the external (on board) AC-Coupled capacitor. Each output pin of the SerDes transmitter differential pair features 50- $\Omega$  output impedance. Each input of the SerDes receiver differential pair features 50- $\Omega$  on-die termination to SGND\_SRDS2 (xcorevss). The reference circuit of the SerDes transmitter and receiver is shown in Figure 54.

When an eTSEC port is configured to operate in SGMII mode, the parallel interface's output signals of this eTSEC port can be left floating. The input signals should be terminated based on the guidelines



# 8.4 eTSEC IEEE Std 1588<sup>™</sup> AC Specifications

Figure 26 shows the data and command output timing diagram.



Figure 26. eTSEC IEEE 1588 Output AC Timing

<sup>1</sup> The output delay is count starting rising edge if t<sub>T1588CLKOUT</sub> is non-inverting. Otherwise, it is count starting falling edge.

Figure 27 shows the data and command input timing diagram.





## Table 42 provides the IEEE 1588 AC timing specifications.

## Table 42. eTSEC IEEE 1588 AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3 V ± 5% or 2.5 V ± 5%

| Parameter/Condition                | Symbol   | Min                     | Тур | Max                    | Unit | Note |
|------------------------------------|--|-------------------------|-----|------------------------|------|------|
| TSEC_1588_CLK clock period         | t <sub>T1588CLK</sub>                            | 3.3                     | —   | T <sub>TX_CLK</sub> *9 | ns   | 1    |
| TSEC_1588_CLK duty cycle           | t <sub>T1588CLKH</sub><br>/t <sub>T1588CLK</sub> | 40                      | 50  | 60                     | %    | —    |
| TSEC_1588_CLK peak-to-peak jitter  | t <sub>T1588CLKINJ</sub>                         | —                       | —   | 250                    | ps   | —    |
| Rise time eTSEC_1588_CLK (20%-80%) | t <sub>T1588CLKINR</sub>                         | 1.0                     | —   | 2.0                    | ns   | —    |
| Fall time eTSEC_1588_CLK (80%-20%) | t <sub>T1588CLKINF</sub>                         | 1.0                     | —   | 2.0                    | ns   | —    |
| TSEC_1588_CLK_OUT clock period     | t <sub>T1588</sub> CLKOUT                        | 2*t <sub>T1588CLK</sub> | —   | _                      | ns   | _    |

### MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 7

NXP Semiconductors



#### **Ethernet Management Interface Electrical Characteristics**

### Table 42. eTSEC IEEE 1588 AC Timing Specifications (continued)

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3 V ± 5% or 2.5 V ± 5%

| Parameter/Condition           | Symbol  | Min                         | Тур | Max | Unit | Note |
|-------------------------------|---|-----------------------------|-----|-----|------|------|
| TSEC_1588_CLK_OUT duty cycle  | t <sub>T1588</sub> CLKOTH<br>/t <sub>T1588</sub> CLKOUT | 30                          | 50  | 70  | %    | _    |
| TSEC_1588_PULSE_OUT           | t <sub>T1588OV</sub>                                    | 0.5                         | _   | 3.0 | ns   | _    |
| TSEC_1588_TRIG_IN pulse width | t <sub>T1588</sub> trigh                                | 2*t <sub>T1588CLK_MAX</sub> | —   | _   | ns   | 2    |

#### Note:

1.When TMR\_CTRL[CKSEL] is set as '00', the external TSEC\_1588\_CLK input is selected as the 1588 timer reference clock source, with the timing defined in Table 42, "eTSEC IEEE 1588 AC Timing Specifications." The maximum value of t<sub>T1588CLK</sub> is defined in terms of T<sub>TX\_CLK</sub>, that is the maximum clock cycle period of the equivalent interface speed that the eTSEC1 port is running at. When eTSEC1 is configured to operate in the parallel mode, the T<sub>TX\_CLK</sub> is the maximum clock period of the TSEC1\_TX\_CLK. When eTSEC1 operates in SGMII mode, the maximum value of t<sub>T1588CLK</sub> is defined in terms of the recovered clock from SGMII SerDes. For example, for SGMII 10/100/1000 Mbps modes, the maximum value of t<sub>T1588CLK</sub> is 3600, 360, 72 ns respectively. See the *MPC8572E PowerQUICC™ III Integrated Communications Processor Reference Manual* for detailed description of TMR\_CTRL registers.

2. It needs to be at least two times of the clock period of the clock selected by TMR\_CTRL[CKSEL].

# 9 Ethernet Management Interface Electrical Characteristics

The electrical characteristics specified here apply to MII management interface signals ECn\_MDIO (management data input/output) and ECn\_MDC (management data clock). The electrical characteristics for GMII, SGMII, RGMII, RMII, TBI and RTBI are specified in "Section 8, "Ethernet: Enhanced Three-Speed Ethernet (eTSEC)."

## 9.1 MII Management DC Electrical Characteristics

The ECn\_MDC and ECn\_MDIO are defined to operate at a supply voltage of 3.3 V or 2.5 V. The DC electrical characteristics for ECn\_MDIO and ECn\_MDC are provided in Table 43 and Table 44.

| Parameter   | Symbol                             | Min  | Max                    | Unit | Notes |
|---|------------------------------------|------|------------------------|------|-------|
| Supply voltage (3.3 V)  | LV <sub>DD</sub> /TV <sub>DD</sub> | 3.13 | 3.47                   | V    | 1, 2  |
| Output high voltage<br>( $LV_{DD}/TV_{DD} = Min, I_{OH} = -1.0 mA$ )                      | V <sub>OH</sub>                    | 2.10 | OV <sub>DD</sub> + 0.3 | V    | —     |
| Output low voltage<br>(LV <sub>DD</sub> /TV <sub>DD</sub> =Min, I <sub>OL</sub> = 1.0 mA) | V <sub>OL</sub>                    | GND  | 0.50                   | V    | —     |
| Input high voltage  | V <sub>IH</sub>                    | 2.0  | —                      | V    | _     |
| Input low voltage   | V <sub>IL</sub>                    | —    | 0.90                   | V    | _     |
| Input high current $(LV_{DD}/TV_{DD} = Max, V_{IN}^{3} = 2.1 \text{ V})$                  | Iн                                 | _    | 40                     | μΑ   | —     |

Table 43. MII Management DC Electrical Characteristics ( $LV_{DD}/TV_{DD}$ =3.3 V)



**Ethernet Management Interface Electrical Characteristics** 

Table 43. MII Management DC Electrical Characteristics (LV<sub>DD</sub>/TV<sub>DD</sub>=3.3 V) (continued)

| Parameter   | Symbol          | Min  | Мах | Unit | Notes |
|---|-----------------|------|-----|------|-------|
| Input low current $(LV_{DD}/TV_{DD} = Max, V_{IN} = 0.5 V)$ | Ι <sub>ΙL</sub> | -600 | _   | μΑ   | _     |

Note:

1. EC1\_MDC and EC1\_MDIO operate on LV<sub>DD</sub>.

2. EC3\_MDC & EC3\_MDIO and EC5\_MDC & EC5\_MDIO operate on TV<sub>DD</sub>.

3. Note that the symbol  $V_{IN}$ , in this case, represents the  $LV_{IN}$  and  $TV_{IN}$  symbol referenced in Table 1.

### Table 44. MII Management DC Electrical Characteristics (LV<sub>DD</sub>/TV<sub>DD</sub>=2.5 V)

| Parameters   | Symbol                             | Min       | Мах                                      | Unit | Notes  |
|--|------------------------------------|-----------|--|------|--------|
| Supply voltage 2.5 V   | LV <sub>DD/</sub> TV <sub>DD</sub> | 2.37      | 2.63                                     | V    | 1,2    |
| Output high voltage<br>(LV <sub>DD</sub> /TV <sub>DD</sub> = Min, IOH = -1.0 mA) | V <sub>OH</sub>                    | 2.00      | LV <sub>DD</sub> /TV <sub>DD</sub> + 0.3 | V    | _      |
| Output low voltage $(LV_{DD}/TV_{DD} = Min, I_{OL} = 1.0 mA)$                    | V <sub>OL</sub>                    | GND – 0.3 | 0.40                                     | V    | _      |
| Input high voltage   | V <sub>IH</sub>                    | 1.70      | $LV_{DD}/TV_{DD} + 0.3$                  | V    | _      |
| Input low voltage  | V <sub>IL</sub>                    | -0.3      | 0.70                                     | V    | -      |
| Input high current $(V_{IN} = LV_{DD}, V_{IN} = TV_{DD})$                        | IIH                                | _         | 10                                       | μΑ   | 1, 2,3 |
| Input low current<br>(V <sub>IN</sub> = GND)                                     | IIL                                | -15       | _  | μΑ   | 3      |

### Note:

 $^1\,$  EC1\_MDC and EC1\_MDIO operate on LV\_DD.

<sup>2</sup> EC3\_MDC & EC3\_MDIO and EC5\_MDC & EC5\_MDIO operate on TV<sub>DD</sub>.

 $^3\,$  Note that the symbol V\_{IN}, in this case, represents the LV\_{IN} and TV\_{IN} symbols referenced in Table 1.

## 9.2 MII Management AC Electrical Specifications

Table 45 provides the MII management AC timing specifications. There are three sets of Ethernet management signals (EC1\_MDC and EC1\_MDIO, EC3\_MDC and EC3\_MDIO, EC5\_MDC and EC5\_MDIO). These are not explicitly shown in the table or in the figure following.

### Table 45. MII Management AC Timing Specifications

At recommended operating conditions with  $LV_{DD}/TV_{DD}$  of 3.3 V ± 5% or 2.5 V ± 5%.

| Parameter/Condition            | Symbol <sup>1</sup> | Min   | Тур | Мах                     | Unit | Notes |
|--------------------------------|---------------------|-------|-----|-------------------------|------|-------|
| ECn_MDC frequency              | f <sub>MDC</sub>    | 0.9   | 2.5 | 9.3                     | MHz  | 2, 3  |
| ECn_MDC period                 | t <sub>MDC</sub>    | 107.5 | —   | 1120                    | ns   | _     |
| ECn_MDC clock pulse width high | t <sub>MDCH</sub>   | 32    | —   | —                       | ns   |       |
| ECn_MDC to ECn_MDIO delay      | t <sub>MDKHDX</sub> | 10    | —   | 16*t <sub>plb_clk</sub> | ns   | 5     |





Figure 34. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 8 or 16 (PLL Enabled)









Figure 39. Boundary-Scan Timing Diagram

# 13 I<sup>2</sup>C

This section describes the DC and AC electrical characteristics for the I<sup>2</sup>C interfaces of the MPC8572E.

# 13.1 I<sup>2</sup>C DC Electrical Characteristics

Table 54 provides the DC electrical characteristics for the  $I^2C$  interfaces.

| 5 |
|---|
|   |

| Parameter  | Symbol              | Min                 | Мах                    | Unit | Notes |
|--|---------------------|---------------------|------------------------|------|-------|
| Input high voltage level   | V <sub>IH</sub>     | $0.7 	imes OV_{DD}$ | OV <sub>DD</sub> + 0.3 | V    | —     |
| Input low voltage level  | V <sub>IL</sub>     | -0.3                | $0.3 	imes OV_{DD}$    | V    | —     |
| Low level output voltage   | V <sub>OL</sub>     | 0                   | 0.4                    | V    | 1     |
| Pulse width of spikes which must be suppressed by the input filter   | t <sub>I2KHKL</sub> | 0                   | 50                     | ns   | 2     |
| Input current each I/O pin (input voltage is between $0.1 \times \text{OV}_{DD}$ and $0.9 \times \text{OV}_{DD}(\text{max})$ | I                   | -10                 | 10                     | μA   | 3     |



Figure 49 shows the SerDes reference clock connection reference circuits for LVDS type clock driver. Because LVDS clock driver's common mode voltage is higher than the MPC8572E SerDes reference clock input's allowed range (100 to 400mV), AC-coupled connection scheme must be used. It assumes the LVDS output driver features  $50-\Omega$  termination resistor. It also assumes that the LVDS transmitter establishes its own common mode level without relying on the receiver or other external component.



Figure 49. AC-Coupled Differential Connection with LVDS Clock Driver (Reference Only)

Figure 50 shows the SerDes reference clock connection reference circuits for LVPECL type clock driver. Because LVPECL driver's DC levels (both common mode voltages and output swing) are incompatible with MPC8572E SerDes reference clock input's DC requirement, AC-coupling must be used. Figure 50 assumes that the LVPECL clock driver's output impedance is  $50\Omega$ . R1 is used to DC-bias the LVPECL outputs prior to AC-coupling. Its value could be ranged from  $140\Omega$  to  $240\Omega$  depending on clock driver vendor's requirement. R2 is used together with the SerDes reference clock receiver's  $50-\Omega$  termination resistor to attenuate the LVPECL output's differential peak level such that it meets the MPC8572E SerDes reference clock's differential input amplitude requirement (between 200mV and 800mV differential peak). For example, if the LVPECL output's differential peak is 900mV and the desired SerDes reference clock input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires R2 =  $25\Omega$ . Consult



PCI Express

| Table 62. Differential Transmitter | (TX) Output Specifications |
|------------------------------------|----------------------------|
|------------------------------------|----------------------------|

| Symbol                                       | Parameter  | Min    | Nominal | Max    | Units | Comments   |
|--|--|--------|---------|--------|-------|--|
| UI   | Unit Interval  | 399.88 | 400     | 400.12 | ps    | Each UI is 400 ps ± 300 ppm. UI does not account<br>for Spread Spectrum Clock dictated variations. See<br>Note 1.  |
| V <sub>TX-DIFFp-p</sub>                      | Differential<br>Peak-to-Peak<br>Output Voltage   | 0.8    | —       | 1.2    | V     | $V_{TX-DIFFp-p} = 2^*  V_{TX-D+} - V_{TX-D-} $ See Note 2.   |
| V <sub>TX-DE-RATIO</sub>                     | De- Emphasized<br>Differential<br>Output Voltage<br>(Ratio)                                  | -3.0   | -3.5    | -4.0   | dB    | Ratio of the $V_{TX-DIFFp-p}$ of the second and following bits after a transition divided by the $V_{TX-DIFFp-p}$ of the first bit after a transition. See Note 2.   |
| T <sub>TX-EYE</sub>                          | Minimum TX Eye<br>Width  | 0.70   | —       | —      | UI    | The maximum Transmitter jitter can be derived as $T_{TX-MAX-JITTER} = 1 - T_{TX-EYE} = 0.3$ UI.<br>See Notes 2 and 3.  |
| T <sub>TX-EYE-MEDIAN-to-</sub><br>MAX-JITTER | Maximum time<br>between the jitter<br>median and<br>maximum<br>deviation from<br>the median. |        | _       | 0.15   | UI    | Jitter is defined as the measurement variation of the crossing points ( $V_{TX-DIFFp-p} = 0$ V) in relation to a recovered TX UI. A recovered TX UI is calculated over 3500 consecutive unit intervals of sample data. Jitter is measured using all edges of the 250 consecutive UI in the center of the 3500 UI used for calculating the TX UI. See Notes 2 and 3.  |
| T <sub>TX-RISE</sub> , T <sub>TX-FALL</sub>  | D+/D- TX Output<br>Rise/Fall Time  | 0.125  | —       | —      | UI    | See Notes 2 and 5  |
| V <sub>TX-CM-ACp</sub>                       | RMS AC Peak<br>Common Mode<br>Output Voltage   | _      | —       | 20     | mV    |  |
| V <sub>TX-CM-DC-ACTIVE-</sub> IDLE-DELTA     | Absolute Delta of<br>DC Common<br>Mode Voltage<br>During L0 and<br>Electrical Idle           | 0      | _       | 100    | mV    | $\label{eq:logical_state} \begin{array}{l}  V_{TX}\text{-}CM\text{-}DC (during L0) - V_{TX}\text{-}CM\text{-}Idle\text{-}DC (During Electrical Idle)}  <= 100 \text{ mV} \\ V_{TX}\text{-}CM\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \text{ [L0]} \\ V_{TX}\text{-}CM\text{-}Idle\text{-}DC = DC_{(avg)} \text{ of }  V_{TX}\text{-}D+ + V_{TX}\text{-}D- /2 \\ \text{[Electrical Idle]} \\ \text{See Note 2.} \end{array}$ |
| V <sub>TX-CM</sub> -DC-LINE-DELTA            | Absolute Delta of<br>DC Common<br>Mode between<br>D+ and D–                                  | 0      | _       | 25     | mV    | $\begin{split}  V_{\text{TX-CM-DC-D+}} - V_{\text{TX-CM-DC-D-}}  &<= 25 \text{ mV} \\ V_{\text{TX-CM-DC-D+}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D+}}  \\ V_{\text{TX-CM-DC-D-}} = DC_{(\text{avg})} \text{ of }  V_{\text{TX-D-}}  \\ \text{See Note 2.} \end{split}$  |
| V <sub>TX-IDLE</sub> -DIFFp                  | Electrical Idle<br>differential Peak<br>Output Voltage                                       | 0      | —       | 20     | mV    | $V_{TX-IDLE-DIFFp} =  V_{TX-IDLE-D+} - V_{TX-IDLE-D-}  \le 20$<br>mV<br>See Note 2.  |
| V <sub>TX-RCV-DETECT</sub>                   | The amount of<br>voltage change<br>allowed during<br>Receiver<br>Detection                   |        |         | 600    | mV    | The total amount of voltage change that a transmitter can apply to sense whether a low impedance Receiver is present. See Note 6.  |







## 16.4.3 Differential Receiver (RX) Input Specifications

Table 63 defines the specifications for the differential input at all receivers (RXs). The parameters are specified at the component pins.

| Symbol                  | Parameter                                     | Min    | Nominal | Max    | Units | Comments  |
|-------------------------|---|--------|---------|--------|-------|---|
| UI                      | Unit Interval                                 | 399.88 | 400     | 400.12 | ps    | Each UI is 400 ps ± 300 ppm. UI does not<br>account for Spread Spectrum Clock<br>dictated variations. See Note 1.   |
| V <sub>RX-DIFFp-p</sub> | Differential Input<br>Peak-to-Peak<br>Voltage | 0.175  | _       | 1.200  | V     | $V_{RX-DIFFp-p} = 2^{*} V_{RX-D+} - V_{RX-D-} $<br>See Note 2.  |
| T <sub>RX-EYE</sub>     | Minimum<br>Receiver Eye<br>Width              | 0.4    |         |        | UI    | The maximum interconnect media and<br>Transmitter jitter that can be tolerated by<br>the Receiver can be derived as<br>$T_{RX-MAX-JITTER} = 1 - T_{RX-EYE} = 0.6$ UI.<br>See Notes 2 and 3. |

Table 63. Differential Receiver (RX) Input Specifications



| Signal       | Signal Name                  | Package Pin Number  | Pin Type | Power<br>Supply  | Notes |
|--------------|------------------------------|---|----------|------------------|-------|
| D1_MCAS      | Column Address Strobe        | AC9   | 0        | GV <sub>DD</sub> |       |
| D1_MRAS      | Row Address Strobe           | AB12  | 0        | GV <sub>DD</sub> |       |
| D1_MCKE[0:3] | Clock Enable                 | M8, L9, T9, N8  | 0        | GV <sub>DD</sub> | 11    |
| D1_MCS[0:3]  | Chip Select                  | AB9, AF10, AB11,<br>AE11  | 0        | GV <sub>DD</sub> | _     |
| D1_MCK[0:5]  | Clock                        | V7, E13, AH11, Y9,<br>F14, AG10   | 0        | GV <sub>DD</sub> |       |
| D1_MCK[0:5]  | Clock Complements            | Y10, E12, AH12, AA11,<br>F13, AG11  | 0        | GV <sub>DD</sub> |       |
| D1_MODT[0:3] | On Die Termination           | AD10, AF12, AC10,<br>AE12   | 0        | GV <sub>DD</sub> | _     |
| D1_MDIC[0:1] | Driver Impedance Calibration | E15, G14  | I/O      | GV <sub>DD</sub> | 25    |
|              | DDR SDRAM Mem                | ory Interface 2   |          | •                |       |
| D2_MDQ[0:63] | Data                         | A6, B7, C5, D5, A7, C8,<br>D8, D6, C4, A3, D3,<br>D2, B4, A4, B1, C1, E3,<br>E1, G2, G6, D1, E4,<br>G5, G3, J4, J2, P4, R5,<br>H3, H1, N5, N3, Y6, Y4,<br>AC3, AD2, V5, W5,<br>AB2, AB3, AD5, AE3,<br>AF6, AG7, AC4, AD4,<br>AF4, AF7, AH5, AJ1,<br>AL2, AM3, AH3, AH6,<br>AM1, AL3, AK5, AL5,<br>AJ7, AK7, AK4, AM4,<br>AL6, AM7 | I/O      | GV <sub>DD</sub> | _     |
| D2_MECC[0:7] | Error Correcting Code        | J5, H7, L7, N6, H4, H6,<br>M4, M5   | I/O      | GV <sub>DD</sub> |       |
| D2_MAPAR_ERR | Address Parity Error         | N1  | Ι        | GV <sub>DD</sub> |       |
| D2_MAPAR_OUT | Address Parity Out           | W2  | 0        | GV <sub>DD</sub> |       |
| D2_MDM[0:8]  | Data Mask                    | A5, B3, F4, J1, AA4,<br>AE5, AK1, AM5, K5   | 0        | GV <sub>DD</sub> |       |
| D2_MDQS[0:8] | Data Strobe                  | B6, C2, F5, L4, AB5,<br>AF3, AL1, AM6, L6   | I/O      | GV <sub>DD</sub> | _     |
| D2_MDQS[0:8] | Data Strobe                  | C7, A2, F2, K3, AA5,<br>AE6, AK2, AJ6, K6   | I/O      | GV <sub>DD</sub> | _     |
| D2_MA[0:15]  | Address                      | W1, U4, U3, T1, T2, T3,<br>R1, R2, T5, R4, Y3, P1,<br>N2, AF1, M2, M1   | 0        | GV <sub>DD</sub> | _     |

### Table 76. MPC8572E Pinout Listing (continued)



Package Description

| Signal     | Signal Name                              | Package Pin Number  | Pin Type | Power<br>Supply     | Notes |
|------------|--|---|----------|---------------------|-------|
| VDD        | Core, L2, Logic Supply                   | L14, M13, M15, M17,<br>N12, N14, N16, N20,<br>N22, P11, P13, P15,<br>P17, P19, P21, P23,<br>R12, R14, R16, R18,<br>R20, R22, T13, T15,<br>T19, T21, T23, U12,<br>U14, U18, U20, U22,<br>V13, V15, V17, V19,<br>V21, W12, W14, W16,<br>W18, W20, W22, Y13,<br>Y15, Y17, Y19, Y21,<br>AA12, AA14, AA16,<br>AA18, AA20, AB13 | _        | VDD                 |       |
| SVDD_SRDS1 | SerDes Core 1 Logic Supply<br>(xcorevdd) | C31, D29, E28, E32,<br>F30, G28, G31, H29,<br>K30, L31, M29, N32,<br>P30  | _        | _                   | _     |
| SVDD_SRDS2 | SerDes Core 2 Logic Supply<br>(xcorevdd) | AD32, AF31, AG29,<br>AJ32, AK29, AK30   | _        |                     | _     |
| XVDD_SRDS1 | SerDes1 Transceiver Supply (xpadvdd)     | C26, D24, E27, F25,<br>G26, H24, J27, K25,<br>L26, M24, N27   | _        | _                   | _     |
| XVDD_SRDS2 | SerDes2 Transceiver Supply (xpadvdd)     | AD24, AD28, AE26,<br>AF25, AG27, AH24,<br>AJ26  | _        | _                   | _     |
| AVDD_LBIU  | Local Bus PLL Supply                     | A19   | _        | _                   | 19    |
| AVDD_DDR   | DDR PLL Supply                           | AM20  | _        | _                   | 19    |
| AVDD_CORE0 | CPU PLL Supply                           | B18   | _        | _                   | 19    |
| AVDD_CORE1 | CPU PLL Supply                           | A17   | _        |                     | 19    |
| AVDD_PLAT  | Platform PLL Supply                      | AB32  | _        | _                   | 19    |
| AVDD_SRDS1 | SerDes1 PLL Supply                       | J29   | _        | _                   | 19    |
| AVDD_SRDS2 | SerDes2 PLL Supply                       | AH29  | _        |                     | 19    |
| SENSEVDD   | VDD Sensing Pin                          | N18   | _        |                     | 13    |
| SENSEVSS   | GND Sensing Pin                          | P18   | _        |                     | 13    |
|            | Analog Si                                | gnals   |          |                     |       |
| MVREF1     | SSTL_1.8 Reference Voltage               | C16   | I        | GV <sub>DD</sub> /2 |       |
| MVREF2     | SSTL_1.8 Reference Voltage               | AM19  | I        | GV <sub>DD</sub> /2 | —     |

## Table 76. MPC8572E Pinout Listing (continued)



Table 81 describes the clock ratio between e500 Core1 and the e500 core complex bus (CCB). This ratio is determined by the binary value of LWE[0]/LBS[0]/LFWE, UART\_SOUT[1], and READY\_P1 signals at power up, as shown in Table 81.

| <u>Bina</u> ry <u>Value</u> of<br><u>L</u> WE[0]/LBS[0]/<br>LFWE, UART_SOUT[1],<br>READY_P1 Signals | e500 Core1:CCB Clock Ratio | <u>Bina</u> ry V <u>alue</u> of<br><u>L</u> WE[0]/LBS[0]/<br>LFWE, UART_SOUT[1],<br>READY_P1 Signals | e500 Core1:CCB Clock Ratio |  |
|---|----------------------------|--|----------------------------|--|
| 000   | Reserved                   | 100  | 2:1                        |  |
| 001   | Reserved                   | 101  | 5:2 (2.5:1)                |  |
| 010   | Reserved                   | 110  | 3:1                        |  |
| 011   | 3:2 (1.5:1)                | 111  | 7:2 (3.5:1)                |  |

| Table 81. | e500 | Core1 | to | ССВ | Clock | Ratio |
|-----------|------|-------|----|-----|-------|-------|
|           |      |       |    |     |       |       |

## 19.4 DDR/DDRCLK PLL Ratio

The dual DDR memory controller complexes can be synchronous with, or asynchronous to, the CCB, depending on configuration.

Table 82 describes the clock ratio between the DDR memory controller complexes and the DDR PLL reference clock, DDRCLK, which is not the memory bus clock. The DDR memory controller complexes clock frequency is equal to the DDR data rate.

When synchronous mode is selected, the memory buses are clocked at half the CCB clock rate. The default mode of operation is for the DDR data rate for both DDR controllers to be equal to the CCB clock rate in synchronous mode, or the resulting DDR PLL rate in asynchronous mode.

In asynchronous mode, the DDR PLL rate to DDRCLK ratios listed in Table 82 reflects the DDR data rate to DDRCLK ratio, because the DDR PLL rate in asynchronous mode means the DDR data rate resulting from DDR PLL output.

Note that the DDR PLL reference clock input, DDRCLK, is only required in asynchronous mode. MPC8572E does not support running one DDR controller in synchronous mode and the other in asynchronous mode.

| Binary Value of<br>TSEC_1588_CLK_OUT,<br>TSEC_1588_PULSE_OUT1,<br>TSEC_1588_PULSE_OUT2 Signals | DDR:DDRCLK Ratio |
|--|------------------|
| 000  | 3:1              |
| 001  | 4:1              |
| 010  | 6:1              |
| 011  | 8:1              |
| 100  | 10:1             |

### Table 82. DDR Clock Ratio



# 21 System Design Information

This section provides electrical and thermal design recommendations for successful application of the MPC8572E.

# 21.1 System Clocking

The platform PLL generates the platform clock from the externally supplied SYSCLK input. The frequency ratio between the platform and SYSCLK is selected using the platform PLL ratio configuration bits as described in Section 19.2, "CCB/SYSCLK PLL Ratio." The MPC8572E includes seven PLLs, with the following functions:

- Two core PLLs have ratios that are individually configurable. Each e500 core PLL generates the core clock as a slave to the platform clock. The frequency ratio between the e500 core clock and the platform clock is selected using the e500 PLL ratio configuration bits as described in Section 19.3, "e500 Core PLL Ratio."
- The DDR complex PLL generates the clocking for the DDR controllers.
- The local bus PLL generates the clock for the local bus.
- The PLL for the SerDes1 module is used for PCI Express and Serial Rapid IO interfaces.
- The PLL for the SerDes2 module is used for the SGMII interface.

# 21.2 Power Supply Design

## 21.2.1 PLL Power Supply Filtering

Each of the PLLs listed above is provided with power through independent power supply pins  $(AV_{DD}PLAT, AV_{DD}CORE0, AV_{DD}CORE1, AV_{DD}DDR, AV_{DD}LBIU, AV_{DD}SRDS1 and AV_{DD}SRDS2 respectively).$  The AV<sub>DD</sub> level should always be equivalent to V<sub>DD</sub>, and preferably these voltages are derived directly from V<sub>DD</sub> through a low frequency filter scheme such as the following.

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 62, one to each of the  $AV_{DD}$  pins. By providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL). Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a single large value capacitor.

Each circuit should be placed as close as possible to the specific  $AV_{DD}$  pin being supplied to minimize noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 1023 FC-PBGA footprint, without the inductance of vias.



System Design Information

# 21.10.3 SerDes 2 Interface (SGMII) Entirely Unused

If the high-speed SerDes 2 interface (SGMII) is not used at all, the unused pin should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD2\_TX[3:0]
- <u>SD2\_TX[3:0]</u>
- Reserved pins: AF26, AF27

The following pins must be connected to XGND\_SRDS2:

- SD2\_RX[3:0]
- $\overline{\text{SD2}_RX}[3:0]$
- SD2\_REF\_CLK
- SD2\_REF\_CLK

The POR configuration pin cfg\_srds\_sgmii\_en on UART\_RTS[1] can be used to power down SerDes 2 block for power saving. Note that both SVDD\_SRDS2 and XVDD\_SRDS2 must remain powered.

## 21.10.4 SerDes 2 Interface (SGMII) Partly Unused

If only part of the high speed SerDes 2 interface (SGMII) pins are used, the remaining high-speed serial I/O pins should be terminated as described in this section.

The following pins must be left unconnected (float):

- SD2\_TX[3:0]
- <u>SD2\_TX[3:0]</u>
- Reserved pins: AF26, AF27

The following pins must be connected to XGND\_SRDS2:

- SD2\_RX[3:0]
- <u>SD2\_RX[3:0]</u>



# 22 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 22.1, "Part Numbers Fully Addressed by this Document."

## 22.1 Part Numbers Fully Addressed by this Document

Table 86 through Table 88 provide the Freescale part numbering nomenclature for the MPC8572E. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Freescale sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code which refers to the die mask revision number.

| MPC                          | nnnn               | е                       | t                                      | 1                              | рр  | ffm  | r   |
|------------------------------|--------------------|-------------------------|--|--------------------------------|---|--|---|
| Product<br>Code <sup>1</sup> | Part<br>Identifier | Security<br>Engine      | Temperature                            | Power                          | Package<br>Sphere<br>Type <sup>2</sup>                    | Processor Frequency/<br>DDR Data Rate <sup>3</sup>   | Silicon<br>Revision   |
| MPC<br>PPC                   | 8572               | E = Included            | Blank = 0 to 105°C<br>C = −40 to 105°C | Blank =<br>Standard<br>L = Low | PX =<br>Leaded,<br>FC-PBGA<br>VT = Pb-free,               | AVN =<br>1500-MHz processor;<br>800 MT/s DDR data rate   | E = Ver. 2.2.1<br>(SVR =<br>0x80E8_0022)<br>SEC included        |
|                              |                    | Blank = Not<br>included | *                                      |                                | FC-PBGA*<br>VJ = Fully<br>Pb-free<br>FC-PBGA <sup>5</sup> | AUL =<br>1333-MHz processor;<br>667 MT/s DDR data rate<br>ATL =<br>1200-MHz processor;<br>667 MT/s DDR data rate<br>ARL =<br>1067-MHz processor;<br>667 MT/s DDR data rate | E = Ver. 2.2.1<br>(SVR =<br>0x80E0_0022)<br>SEC not<br>included |

Notes:

- <sup>1</sup> MPC stands for "Qualified."
- PPC stands for "Prototype"
- <sup>2</sup> See Section 18, "Package Description," for more information on the available package types.
- <sup>3</sup> Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 4. The VT part number is ROHS-compliant with the permitted exception of the C4 die bumps.
- 5. The VJ part number is entirely lead-free. This includes the C4 die bumps.



**Ordering Information** 

| MPC                          | nnnn               | е                       | t                                      | 1                              | рр   | ffm  | r  |
|------------------------------|--------------------|-------------------------|--|--------------------------------|--|--|--|
| Product<br>Code <sup>1</sup> | Part<br>Identifier | Security<br>Engine      | Temperature                            | Power                          | Package<br>Sphere Type <sup>2</sup>                    | Processor Frequency/<br>DDR Data Rate <sup>3</sup>   | Silicon<br>Revision  |
| MPC<br>PPC                   | 8572               | E = Included            | Blank = 0 to 105°C<br>C = −40 to 105°C | Blank =<br>Standard<br>L = Low | PX =<br>Leaded,<br>FC-PBGA<br>VT = Pb-free,<br>FC-PBGA | AVN =<br>150- MHz processor;<br>800 MT/s DDR data rate   | D= Ver. 2.1<br>(SVR =<br>0x80E8_0021)<br>SEC included        |
|                              |                    | Blank = Not<br>included |  |                                |  | AUL =<br>1333-MHz processor;<br>667 MT/s DDR data rate<br>ATL =<br>1200-MHz processor;<br>667 MT/s DDR data rate | D= Ver. 2.1<br>(SVR =<br>0x80E0_0021)<br>SEC not<br>included |
|                              |                    |                         |  |                                |  | ARL =<br>1067-MHz processor;<br>667 MT/s DDR data rate   |  |

### Table 87. Part Numbering Nomenclature—Rev 2.1

### Notes:

<sup>1</sup> MPC stands for "Qualified."

PPC stands for "Prototype"

<sup>2</sup> See Section 18, "Package Description," for more information on the available package types.

<sup>3</sup> Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.

### Table 88. Part Numbering Nomenclature—Rev 1.1.1

| MPC                          | nnnn               | е                                       | t                                   | рр  | ffm  | r  |
|------------------------------|--------------------|---|-------------------------------------|---|--|--|
| Product<br>Code <sup>1</sup> | Part<br>Identifier | Security Engine                         | Temperature                         | Package Sphere<br>Type <sup>2</sup>                 | Processor Frequency/<br>DDR Data Rate <sup>3</sup>   | Silicon<br>Revision  |
| MPC<br>PPC                   | 8572               | E = Included<br>Blank = Not<br>included | Blank=0 to 105°C<br>C= −40 to 105°C | PX = Leaded,<br>FC-PBGA<br>VT = Pb-free,<br>FC-PBGA | AVN =<br>1500-MHz processor;<br>800 MT/s DDR data rate<br>AUL =<br>1333-MHz process or;<br>667 MT/s DDR datarate<br>ATL =<br>1200-MHz processor;<br>667 MT/s DDR data rate<br>ARL =<br>1067-MHz processor;<br>667 MT/s DDR data rate | B = Ver. 1.1.1<br>(SVR =<br>0x80E8_0011)<br>SEC included<br>B = Ver. 1.1.1<br>(SVR =<br>0x80E0_0011)<br>SEC not included |

### Notes:

<sup>1</sup> MPC stands for "Qualified."

PPC stands for "Prototype"

<sup>2</sup> See Section 18, "Package Description," for more information on the available package types.



#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. ,ÅúTypical,Åù parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including ,Åútypicals,,Åù must be validated for each customer application by customer,Åôs technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE,

JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. . Oracle and

Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2008-2011, 2014, 2016 NXP B.V.

Document Number: MPC8572EEC Rev. 7 03/2016



