E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	SC1400 Core
Interface	Host Interface, I ² C, UART
Clock Rate	266MHz
Non-Volatile Memory	External
On-Chip RAM	208kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc7113vf1000

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Pin Assignments



Figure 3. MSC7113 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



ssignments

1.2 Signal List By Ball Location

 Table 1 lists the signals sorted by ball number and configuration.

|--|

	Signal Names					
Number	Software Controlled				Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
A1			GI	ND		
A2			GI	ND		
A3			DC	M1		
A4			DG	NS2		
A5			C	К		
A6			C	к		
A7		GPIC7		GPOC7	HE	015
A8		GPIC4		GPOC4	HE	012
A9		GPIC2		GPOC2	HE	010
A10		rese	erved		Н	D7
A11		rese	erved		Н	D6
A12	reserved				HD4	
A13	reserved				Н	D1
A14	reserved HD0				D0	
A15	GND					
A16 (1L44X)	NC					
A16 (1M88B)	BM3	GP	ID8	GPOD7	reserved	
A17	NC					
A18	NC					
A19	NC					
A20	NC					
B1	V _{DDM}					
B2	NC					
B3		CSO				
B4	DQM2					
B5	DQS3					
B6	DQS0					
B7	CKE					
B8	WE					
В9	GPIC6 GPOC6 HD14				014	
B10		GPIC3		GPOC3	HE	D11
B11		GPIC0		GPOC0	Н	D8
B12		rese	erved		Н	D5
B13		rese	erved		Н	D2
B14	NC					



ssignments

	Signal Names					
Number		Software Controlled Hardware			Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
D12			V _D	DIO		
D13			V _D	DIO		
D14			V _D	DIO		
D15			V _D	DIO		
D16			V _D	DIO		
D17			V _D	DC		
D18			N	C		
D19			N	C		
D20			N	C		
E1			GI	ND		
E2			D	26		
E3			D	31		
E4			VD	DM		
E5			VD	DM		
E6						
E7		Vppc				
E8		V _{DDC}				
E9						
E10		V				
E11						
E12			V _D	DIO		
E13		Voldo				
E14		 סומסV				
E15	V _{DDIO}					
E16		V _{DDC}				
E17		V _{DDC}				
E18	NC					
E19		NC				
E20		NC				
F1		V _{DDM}				
F2		D15				
F3		D29				
F4			V	DC		
F5			V	DC		
F6			V _D	DC		
F7			GI	ND		
F8			GI	ND		
F9	GND					

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names					
Number		s	oftware Controll	ed	Hardware Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
K5			V	DDM		
K6			G	ND		
K7			G	IND		
K8			G	IND		
K9			G	IND		
K10			G	IND		
K11			G	IND		
K12			G	IND		
K13			G	IND		
K14			G	IND		
K15			V	DDIO		
K16			V	DDIO		
K17			V	DDC		
K18	reserved HA0					IA0
K19	reserved HDDS				DDS	
K20	reserved HDS/HDS or HWR/HWR				or HWR/HWR	
L1	D1					
L2		GND				
L3	D3					
L4	V _{DDC}					
L5		V _{DDM}				
L6		GND				
L7		GND				
L8		GND				
L9			G	IND		
L10		GND				
L11		GND				
L12		GND				
L13		GND				
L14	V _{DDIO}					
L15		V _{DDIO}				
L16		V _{DDIO}				
L17			V	DDC		
L18 (1L44X)		rese	erved		HCS	2/HCS2
L18 (1M88B)		GPIB11		GPOB11	HCS	2/HCS2
L19		rese	erved		HCS	1/HCS1
L20		rese	erved		HRW or	HRD/HRD
M1	D2					

Table 1. MSC7113 Signals by Ball Designator (continued)



	Signal Names							
Number		S	oftware Controll	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
N20			Vs	SPLL				
P1				77				
P2			C	017				
P3			C	016				
P4			V	DDM				
P5			V	DDM				
P6			V	DDM				
P7			G	ND				
P8			G	ND				
P9			G	ND				
P10			G	ND				
P11			G	ND				
P12			G	ND				
P13			G	ND				
P14			G	ND				
P15			VI	DDIO				
P16		V _{DDIO}						
P17		V _{DDC}						
P18		PORESET						
P19			TP	SEL				
P20			V _D	DPLL				
R1		GND						
R2		D19						
R3		D18						
R4		V _{DDM}						
R5		V _{DDM}						
R6		V _{DDM}						
R7		GND						
R8		V _{DDM}						
R9		GND						
R10		V _{DDM}						
R11		GND						
R12			G	ND				
R13								
R14			G	ND				
R15			VI	DDIO				
R16			VI	DDIO				
R17	V _{DDC}							

Table 1. MSC7113 Signals by Ball Designator (contin



		Signal Names							
Number		s	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
U16		-	V	DDC					
U17			V	DDC					
U18		rese	erved		С	OL			
U19			Т	CK					
U20			TF	RST					
V1			V	DDM					
V2			Ν	1C					
V3			A	.13					
V4			A	.11					
V5			A	.10					
V6			ļ	\ 5					
V7			ļ	12					
V8		BAO							
V9	NC								
V10		rese	erved		EVNT0				
V11	SWTE	GPIA16	IRQ12	GPOA16	EVNT4				
V12	GF	IA8	IRQ6	GPOA8	тотск				
V13	GF	'IA4	IRQ1	GPOA4	T1	RFS			
V14	GF	'IA0	IRQ11	GPOA0	T	1TD			
V15	GP	IA28	IRQ17	GPOA28	TX_ER reserved				
V16		GPID6	·	GPOD6	RXD2 reserved				
V17	GP	IA22	IRQ22	GPOA22	RXD0				
V18	GP	IA24	IRQ24	GPOA24	TX_EN				
V19		rese	erved		С	RS			
V20		TDI							
W1		GND							
W2			V	DDM					
W3			A	.12					
W4			ŀ	48					
W5			ŀ	۸7					
W6		A6							
W7			ŀ	43					
W8			Ν	1C					
W9	GP	IA17	IRQ13	GPOA17	EVNT1	CLKO			
W10	BM0	GPI	C14	GPOC14	EV	/NT2			
W11	GP	IA10	IRQ5	GPOA10	то	RFS			
W12	GF	1A7	IRQ7	GPOA7	то	TFS			
W13	GF	PIA3	IRQ8	GPOA3	Tí	IRD			

Table 1. MSC7113 Signals by Ball Designator (continued)

rical Characteristics

2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

- Standard interface: $2.45 + (0.054 \times C_{load})$ ns
- DDR interface: $1.6 + (0.002 \times C_{load})$ ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 6** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see for the allowable ranges when using the PLL).

Characteristic	Maximu	m in MHz
Characteristic	Mask Set 1L44X	Mask Set 1M88B
Core clock frequency (CLOCK)	200	266
External output clock frequency (CLKO)	50	67
Memory clock frequency (CK, CK)	100	133
TDM clock frequency (TxRCK, TxTCK)	50	67

Table 6. Maximum Frequencies

Table 7. Clock Frequencies in MHz

Characteristic	Symbol	Min	Max		
Characteristic	Symbol		Mask Set 1L44X	Mask Set 1M88B	
CLKIN frequency	F _{CLKIN}	10	100	100	
CLOCK frequency	F _{CORE}	—	200	266	
CK, CK frequency	F _{CK}	—	100	133	
TDMxRCK, TDMxTCK frequency	F _{TDMCK}	—	50	50	
CLKO frequency	F _{ско}	—	50	67	
AHB/IPBus/APB clock frequency	F _{BCK}	—	100	133	
Note: The rise and fall time of external clocks should be 5 ns maximum					

Table 8. System Clock Parameters

Characteristic	Min	Мах	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	—	5	ns
CLKIN frequency jitter (peak-to-peak)	—	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7113 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- PLLDVF field. Specifies the PLL division factor. The output of the divider block is the input to the multiplier block.
- PLLMLTF field. Specifies the PLL multiplication factor. The output from the multiplier block is the VCO.
- RNG field. Selects the available PLL frequency range.
- CKSEL field. Selects the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the *MSC711x Reference Manual* for details on the clock programming model.



2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10.5–19.5 MHz.
- The output frequency of the PLL multiplier must be in the range 300-600 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

2.5.2.2 Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 9.

PLLDVF Field Value	Divide Factor	CLKIN Frequency Range	Comments				
0x00	1	10.5 to 19.5 MHz	Pre-Division by 1				
0x01	2	21 to 39 MHz	Pre-Division by 2				
0x02	3	31.5 to 58.5 MHz	Pre-Division by 3				
0x03	4	42 to 78 MHz	Pre-Division by 4				
0x04	5	52.5 to 97.5 MHz	Pre-Division by 5				
0x05	6	63 to 100 MHz	Pre-Division by 6				
0x06	7	73.5 to 100 MHz	Pre-Division by 7				
0x07	8	84 to 100 MHz	Pre-Division by 8				
0x08	9	94.5 to 100 MHz	Pre-Division by 9				
Note: The ma	Note: The maximum CLKIN frequency is 100 MHz. Therefore, the PLLDVF value must be in the range from 1–9.						

Table 9. CLKIN Frequency Ranges by Divide Factor Value

2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.

Table 10. PLLMLTF Ranges

	Multiplier Block (Loop) Output Range	Minimum PLLMLTF Value	Maximum PLLMLTF Value	
	$266 \leq [Divided Input Clock \times (PLLMLTF + 1)] \leq 532 MHz$	266/Divided Input Clock	532/Divided Input Clock	
Note:	This table results from the allowed range for F _{Loop} . The minim frequency of the Divided Input Clock.	num and maximum multiplication fa	ctors are dependent on the	

2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown in **Table 11**.

CLI	KCTRL[RNG] Value	Allowed Range of F _{vco}	
	1	$266 \le F_{vco} \le 532 \text{ MHz}$	
0		$133 \le F_{vco} \le 266 \text{ MHz}$	
Note:	This table results from the allowed range for F _{vco} , which is F _{Loop} modified by CLKCTRL[RNG].		

This bit along with the CKSEL determines the frequency range of the core clock.

CLKC	TRL[CKSEL]	CLKCTRL[RNG]	Resulting Division Factor	Allowed Range of Core Clock	Comments
	11	1	1	Reserved	Reserved
	11	0	2	$133 \le core \ clock \le 266 \ MHz$	Limited by range of PLL
	01	1	2	$133 \le core \ clock \le 266 \ MHz$	Limited by range of PLL
	01	0	4	$66.5 \le core \ clock \le 133 \ MHz$	Limited by range of PLL
Note:	This table results from the allowed range for F _{OUT} , which depends on clock selected via CLKCTRL[CKSEL].				

Table 12. Resulting Ranges Permitted for the Core Clock

2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 13** summarizes this restriction.

		-	•
DDR Type	Allowed Frequency Range for DDR CK	Corresponding Range for the Core Clock	Comments
DDR 200 (PC-1600)	83–100 MHz	$166 \le core \ clock \le 200 \ MHz$	Core limited to 2 × maximum DDR frequency
DDR 266 (PC-2100)	83–133 MHz	$166 \le core \ clock \le 266 \ MHz$	Core limited to $2 \times$ maximum DDR frequency
DDR 333 (PC-2600)	83–150 MHz	$166 \le core \ clock \le 300 \ MHz$	Core limited to $2 \times$ maximum DDR frequency

Table 13. Core Clock Ranges When Using DDR

2.5.3 Reset Timing

The MSC7113 device has several inputs to the reset logic. All MSC7113 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 14** describes the reset sources.

Table	14.	Reset	Sources
-------	-----	-------	---------

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC7113 and configures various attributes of the MSC7113. On PORESET, the entire MSC7113 device is reset. SPLL and DLL states are reset, HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The system is configured only when PORESET is asserted.
External Hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC7113. While HRESET is asserted, HRESET is an open-drain output. Upon hard reset, HRESET is driven and the SC1400 extended core is reset.
Software watchdog reset	Internal	When the MSC7113 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC7113 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
JTAG EXTEST, CLAMP, or HIGHZ command	Internal	When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic asserts an internal reset signal that generates an internal soft reset sequence.

Table 15 summarizes the reset actions that occur as a result of the different reset sources.



Table 20. TDM Timing

No.	Characteristic Exp	ression	Min	Max	Units	
307	TDMxTCK High to TDMxTD output valid		_	14.0	ns	
308	TDMxTD hold time		2.0	—	ns	
309	TDMxTCK High to TDMxTD output high impedance		_	10.0	ns	
310	TDMXTFS/TDMxRFS output valid		_	13.5	ns	
311	TDMxTFS/TDMxRFS output hold time		2.5	_	ns	
Notes:	1. Output values are based on 30 pF capacitive load.					

2. Inputs are referenced to the sampling that the TDM is programmed to use. Outputs are referenced to the programming edge they are programmed to use. Use of the rising edge or falling edge as a reference is programmable. Refer to the MSC711x Reference Manual for details. TDMxTCK and TDMxRCK are shown using the rising edge.



Figure 8. TDM Receive Signals







Electrical Characteristics

2.5.7 HDI16 Signals

Table 25. Host Interface (HDI16) Timing^{1, 2}

No	Characteristics ³	Mask Set 1L	44X	Mask Set 1M88B		Unit
NO.	Characteristics	Expression	Value	Expression	Value	
40	Host Interface Clock period	T _{HCLK}	Note 1	T _{CORE}	Note 1	ns
44a	Read data strobe minimum assertion width ⁴ HACK read minimum assertion width	$3.0 imes T_{HCLK}$	Note 11	2.0 × T _{CORE} + 9.0	Note 11	ns
44b	Read data strobe minimum deassertion width ⁴ HACK read minimum deassertion width	$1.5 imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
44c	Read data strobe minimum deassertion width ⁴ after "Last Data Register" reads ^{5,6} , or between two consecutive CVR, ICR, or ISR reads ⁷ HACK minimum deassertion width after "Last Data Register" reads ^{5,6}	2.5 × T _{HCLK}	Note 11	2.5 × T _{CORE}	Note 11	ns
45	Write data strobe minimum assertion width ⁸ HACK write minimum assertion width	$1.5 imes T_{HCLK}$	Note 11	$1.5 \times T_{CORE}$	Note 11	ns
46	Write data strobe minimum deassertion width ⁸ HACK write minimum deassertion width after ICR, CVR and Data Register writes ⁵	$2.5 imes T_{HCLK}$	Note 11	2.5 × T _{CORE}	Note 11	ns
47	Host data input minimum setup time before write data strobe deassertion ⁸ Host data input minimum setup time before HACK write deassertion	_	3.0	_	2.5	ns
48	Host data input minimum hold time after write data strobe deassertion ⁸ Host data input minimum hold time after HACK write deassertion	_	4.0	_	2.5	ns
49	Read data strobe minimum assertion to output data active from high impedance ⁴ HACK read minimum assertion to output data active from high impedance	_	1.0	_	1.0	ns
50	Read data strobe maximum assertion to output data valid ⁴ HACK read maximum assertion to output data valid	(2.0 × T _{HCLK}) + 8.0	Note 11	(2.0 × T _{CORE}) + 8.0	Note 11	ns
51	Read data strobe maximum deassertion to output data high impedance ⁴ HACK read maximum deassertion to output data high impedance	_	8.0	_	9.0	ns
52	Output data minimum hold time after read data strobe deassertion ⁴ Output data minimum hold time after HACK read deassertion	_	1.0	_	1.0	ns
53	HCS[1–2] minimum assertion to read data strobe assertion ⁴	—	0.0	—	0.5	ns
54	HCS[1–2] minimum assertion to write data strobe assertion ⁸	—	0.0	—	0.0	ns
55	HCS[1-2] maximum assertion to output data valid	$(2.0 \times T_{\text{HCLK}}) + 8.0$	Note 11	$(2.0 \times T_{CORE}) + 6.0$	Note 11	ns
56	HCS[1–2] minimum hold time after data strobe deassertion ⁹	—	0.0	—	0.5	ns
57	HA[0–3], HRW minimum setup time before data strobe assertion ⁹	—	5.0	—	5.0	ns
58	HA[0–3], HRW minimum hold time after data strobe deassertion ⁹	—	5.0	—	5.0	ns
61	Maximum delay from read data strobe deassertion to host request deassertion for "Last Data Register" read ^{4, 5, 10}	(3.0 × T _{HCLK}) + 8.0	Note 11	(3.0 × T _{CORE}) + 6.0	Note 11	ns
62	Maximum delay from write data strobe deassertion to host request deassertion for "Last Data Register" write ^{5,8,10}	(3.0 × T _{HCLK}) + 8.0	Note 11	(3.0 × T _{CORE}) + 6.0	Note 11	ns
63	Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) deassertion to HREQ assertion.	(2.0 × T _{HCLK}) + 1.0	Note 11	(2.0 × T _{CORE}) + 1.0	Note 11	ns
64	Maximum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) assertion to HREQ deassertion	(5.0 × T _{HCLK}) + 8.0	Note 11	(5.0 × T _{CORE}) + 6.0	Note 11	ns



Table 25. Host Interface (HDI16) Timing ^{1, 2} (continued)
---------------------------------	--------------------------------------

No	Characteristics ³		Mask Set 1L	.44X	Mask Set 1	M88B	Unit
NO.		Characteristics	Expression	Value	Expression	Value	
Notes	: 1.	T _{HCLK} = 2/ (Core Clock). At 200 MHz, T _{HCLK} = 10 ns. T _{COR}	= core clock period	l. At 266 M	lHz, T _{CORE} = 3.75 r	IS.	
	2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.						
	3.	$V_{DD} = 3.3 \text{ V} \pm 0.15 \text{ V}; T_{J} = -40^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C}, C_{L} = 30 \text{ pF fo}$	r maximu <u>m de</u> lay tim	nings and C	C _L = 0 pF for minimu	um delay tii	mings.
	4.	The read data strobe is HRD/HRD in the dual data strobe m	ode and HDS/HDS i	in the singl	e data strobe mode		
	5.	For 64-bit transfers, The "last data register" is the register at	address 0x7, which	is the last	location to be read	or written ir	n data
	transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1).						
	6.	6. This timing is applicable only if a read from the "last data register" is followed by a read from the RXL, RXM, or RXH register					sters
		without first polling RXDF or HREQ bits, or waiting for the as	ssertion of the HREC	/HREQ sig	gnal.		
	7.	This timing is applicable only if two consecutive reads from	one of these register	s are exec	uted.		
	8.	8. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.					
	9.	The data strobe is host read (HRD/HRD) or host write (HWF	rite (HWR/HWR) in the dual data strobe mode and host data strobe				
		(HDS/HDS) in the single data strobe mode.					
	10.	The host request is HREQ/HREQ in the single host request	mode and HRRQ/H	RRQ and H	HTRQ/HTRQ in the	double hos	st
		request mode. HRRQ/HRRQ is deasserted only when HOT	X fifo is empty, HTR	Q/HTRQ is	deasserted only if	HORX fifo	is full
		(treat as level Host Request).					
	11.	Compute the value using the expression.					
	12.	For mask set 1M88B, the read and write data strobe minimu and dual data strobe modes is based on timings 57 and 58.	im deassertion width	n for non-"la	ast data register" ac	cesses in s	single

Figure 14 and Figure 15 show HDI16 read signal timing. Figure 16 and Figure 17 show HDI16 write signal timing.



Figure 14. Read Timing Diagram, Single Data Strobe





Figure 19. Host DMA Write Timing Diagram, HPCR[OAD] = 0



3 Hardware Design Considerations

This section described various areas to consider when incorporating the MSC7113 device into a system design.

3.1 Thermal Design Considerations

An estimation of the chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (R_{\bigcup JA} \times P_D) \qquad \qquad Eqn.$$

where

 T_A = ambient temperature near the package (°C) $R_{\Theta JA}$ = junction-to-ambient thermal resistance (°C/W) $P_D = P_{INT} + P_{I/O}$ = power dissipation in the package (W)

 $P_{INT} = I_{DD} \times V_{DD}$ = internal power dissipation (W)

 $P_{I/O}$ = power dissipated from device on output pins (W)

The power dissipation values for the MSC7113 are listed in **Table 4**. The ambient temperature for the device is the air temperature in the immediate vicinity that would cool the device. The junction-to-ambient thermal resistances are JEDEC standard values that provide a quick and easy estimation of thermal performance. There are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. The value that more closely approximates a specific application depends on the power dissipated by other components on the printed circuit board (PCB). The value obtained using a single layer board is appropriate for tightly packed PCB configurations. The value obtained using a board with internal planes is more appropriate for boards with low power dissipation (less than 0.02 W/cm^2 with natural convection) and well separated components. Based on an estimation of junction temperature using this technique, determine whether a more detailed thermal analysis is required. Standard thermal management techniques can be used to maintain the device thermal junction temperature below its maximum. If T_J appears to be too high, either lower the ambient temperature or the power dissipation of the chip.

You can verify the junction temperature by measuring the case temperature using a small diameter thermocouple (40 gauge is recommended) or an infrared temperature sensor on a spot on the device case. Use the following equation to determine T_I :

$$T_J = T_T + (\Psi_{JT} \times P_D)$$
 Eqn. 2

where

 T_T = thermocouple (or infrared) temperature on top of the package (°C) Ψ_{JT} = thermal characterization parameter (°C/W) P_D = power dissipation in the package (W) NP

ware Design Considerations

3.2 **Power Supply Design Considerations**

This section outlines the MSC7113 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **Section 2**.

3.2.1 Power Supply

The MSC7113 requires four input voltages, as shown in Table 32.

Voltage	Symbol	Value
Core	V _{DDC}	1.2 V
Memory	V _{DDM}	2.5 V
Reference	V _{REF}	1.25 V
I/O	V _{DDIO}	3.3 V

Table 32. MSC7113 Voltages

You should supply the MSC7113 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and -10%) across V_{DDC} and GND and the I/O section is supplied with 3.3 V (\pm 10%) across V_{DDIO} and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across V_{DDM} and GND. The reference voltage is supplied across V_{REF} and GND and must be between 0.49 × V_{DDM} and 0.51 × V_{DDM}. Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL_2)) for memory voltage supply requirements.

3.2.2 Power Sequencing

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

Note: There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.

ware Design Considerations

3.2.3 Power Planes

Each power supply pin (V_{DDC} , V_{DDM} , and V_{DDIO}) should have a low-impedance path to the board power supply. Each GND pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. The MSC7113 V_{DDC} power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor lead. A minimum four-layer board that employs two inner layers as power and GND planes is recommended. See Section 3.5 for DDR Controller power guidelines.

3.2.4 Decoupling

Both the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor values of 0.01 μ F for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level should consist of a 0.01 μ F high frequency capacitor with low effective series resistance (ESR) and effective series inductance (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling capacitors, one 10 μ F and one 47 μ F, (with low ESR and ESL) mounted as closely as possible to the MSC7113 voltage pins. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A.

3.2.5 PLL Power Supply Filtering

The MSC7113 V_{DDPLL} power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. V_{DDPLL} can be connected to V_{DDC} through a 2 Ω resistor. V_{SSPLL} can be tied directly to the GND plane. A circuit similar to the one shown in **Figure 35** is recommended. The PLL loop filter should be placed as closely as possible to the V_{DDPLL} pin (which are located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should be closest to V_{DDPLL}, followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2- Ω resistor to V_{DDC}. These traces should be kept short.



Figure 35. PLL Power Supply Filter Circuits

3.2.6 Power Consumption

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device:

- Extended core. Use the SC1400 Stop and Wait modes by issuing a stop or wait instruction.
- *Clock synthesis module*. Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin.
- AHB subsystem. Freeze or shut down the AHB subsystem using the GPSCTL[XBR_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, Ethernet MAC, HDI16, TDM, UART, I²C, and timer modules.

For details, see the "Clocks and Power Management" chapter of the MSC711x Reference Manual.



3.2.7 Power Supply Design

One of the most common ways to derive power is to use either a simple fixed or adjustable linear regulator. For the system I/O voltage supply, a simple fixed 3.3 V supply can be used. However, a separate adjustable linear regulator supply for the core voltage V_{DDC} should be implemented. For the memory power supply, regulators are available that take care of all DDR power requirements.

Supply	Symbol	Nominal Voltage	Current Rating
Core	V _{DDC}	1.2 V	1.5 A per device
Memory	V _{DDM}	2.5 V	0.5 A per device
Reference	V _{REF}	1.25 V	10 µA per device
I/O	V _{DDIO}	3.3 V	1.0 A per device

Table 33	. Recommended	Power	Supply	Ratings
----------	---------------	-------	--------	---------

3.3 Estimated Power Usage Calculations

The following equations permit estimated power usage to be calculated for individual design conditions. Overall power is derived by totaling the power used by each of the major subsystems:

$$P_{TOTAL} = P_{CORE} + P_{PERIPHERALS} + P_{DDRIO} + P_{IO} + P_{LEAKAGE}$$
 Eqn. 3

This equation combines dynamic and static power. Dynamic power is determined using the generic equation:

$$C \times V^2 \times F \times 10^{-3} mW$$
 Eqn. 4

where,

C = load capacitance in pF

V = peak-to-peak voltage swing in V

F = frequency in MHz

3.3.1 Core Power

Estimation of core power is straightforward. It uses the generic dynamic power equation and assumes that the core load capacitance is 750 pF, core voltage swing is 1.2 V, and the core frequency is 200 MHz or 266 MHz. This yields:

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 200 \ MHz \times 10^{-3} = 216 \ mW$$
 Eqn. 5

$$P_{CORE} = 750 \ pF \times (1.2 \ V)^2 \times 266 \ MHz \times 10^{-3} = 287 \ mW$$
 Eqn. 6

This equation allows for adjustments to voltage and frequency if necessary.

3.3.4 External I/O Power

The estimation of the I/O power is similar to the computation of the peripheral power estimates. The power consumption per signal line is computed assuming a maximum load of 20 pF, a voltage swing of 3.3 V, and a switching frequency of 25 MHz or 33 MHz, which yields:

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 25 \ MHz \times 10^{-3} = 5.44 \ mW \ per I/O \ line$$
 Eqn. 16

$$P_{IO} = 20 \ pF \times (3.3 \ V)^2 \times 33 \ MHz \times 10^{-3} = 7.19 \ mW \ per I/O \ line$$
 Eqn. 17

Multiply this number by the number of I/O signal lines used in the application design to compute the total I/O power.

Note: The signal loading depends on the board routing. For systems using a single DDR device, the load could be as low as 7 pF.

3.3.5 Leakage Power

The leakage power is for all power supplies combined at a specific temperature. The value is temperature dependent. The observed leakage value at room temperature is 64 mW.

3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} (200 \text{ MHz core}) = 216 + (4 \times 2.88) + 324, 2 + (10 \times 5.44) + 64 = 670.12 \text{ mW}$$
 Eqn. 18

 P_{TOTAL} (266 MHz core) = 287 + (4 × 3.83) + 326.3 + (10 × 7.19) + 64 = 764.52 mW Eqn. 19

3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7113 at reset and boot.

3.4.1 Reset Circuit

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7113 output current, the pull-up value should not be too small (a 1 K Ω pull-up resistor is used in the MSC711xADS reference design).



ware Design Considerations

3.4.2 Reset Configuration Pins

Table 34 shows the MSC7113 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

Signal	Description		Settings
BM[1-0]	Determines boot mode.	0	Boot from HDI16 port.
		01	Boot from I2C.
		1x	Reserved.
SWTE	Determines watchdog functionality.	0	Watchdog timer disabled.
		1	Watchdog timer enabled.
HDSP	Configures HDI16 strobe polarity.	0	Host Data strobes active low.
		1	Host Data strobes active high.
H8BIT	Configures HDI16 operation mode.	0	HDI16 port configured for 16-bit operation.
		1	HDI16 port configured for 8-bit operation.

Table 34. Reset Configuration Signals

3.4.3 Boot

After a power-on reset, the PLL is bypassed and the device is directly clocked from the CLKIN pin. Using this input clock, the system initializes using the boot loader program that resides in the internal ROM. After initialization, the DSP core can enable the PLL and start the device operating at a higher speed. The MSC7113 can boot from an external host through the HDI16 or download a user program through the I²C port. The boot operating mode is set by configuring the BM[1–0] signals sampled at the rising edge of PORESET, as shown in **Table 35**.

Table 35. Boot Mode Settings

BM1	BM0	Boot Source
0	0	External host via HDI16 with the PLL disabled.
0	1	l ² C.
1	0	External host via the HDI16 with the PLL enabled.
1	1	Reserved.

3.4.3.1 HDI16 Boot

If the MSC7113 device boots from an external host through the HDI16, the port is configured as follows:

- Operate in Non-DMA mode.
- Operate in polled mode on the device side.
- Operate in polled mode on the external host side.
- External host must write four 16-bit values at a time with the first word as the most significant and the fourth word as the least significant.

When booting from a power-on reset, the HDI16 is additionally configurable as follows:

- 8- or 16-bit mode as specified by the H8BIT pin.
- Data strobe as specified by the HDSP and HDDS pins.

These pins are sampled only on the deassertion of power-on reset. During a boot from a hard reset, the configuration of these pins is unaffected.

Note: When the HDI16 is used for booting or other purposes, bit 0 is the least significant bit and not the most significant bit as for other DSP products.



3.4.3.2 I²C Boot

When the MSC7113 device is configured to boot from the I^2C port, the boot program configures the GPIO pins shared with the I^2C pins as I^2C pins. The I^2C interface is configured as follows:

- I^2C in master mode.
- EPROM in slave mode.

For details on the boot procedure, see the "Boot Program" chapter of the MSC711x Reference Manual.

3.5 DDR Memory System Guidelines

MSC7113 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL_2). There are two termination techniques, as shown in Figure 36. Technique B is the most popular termination technique.



Figure 36. SSTL Termination Techniques

Figure 37 illustrates the power wattage for the resistors. Typical values for the resistors are as follows:

- $RS = 22 \Omega$
- $RT = 24 \Omega$