

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | 8051   |
| Core Size                  | 8-Bit  |
| Speed                      | 24MHz  |
| Connectivity               | SPI, UART/USART  |
| Peripherals                | POR, WDT   |
| Number of I/O              | 32   |
| Program Memory Size        | 12KB (12K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 2K x 8   |
| RAM Size                   | 256 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | -  |
| Oscillator Type            | External   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 44-TQFP  |
| Supplier Device Package    | 44-TQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/at89s8253-24ai |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




The AT89S8253 provides the following standard features: 12K bytes of In-System Programmable Flash, 2K bytes of EEPROM, 256 bytes of RAM, 32 I/O lines, programmable watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector, four-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S8253 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.

The on-board Flash/EEPROM is accessible through the SPI serial interface. Holding RESET active forces the SPI bus into a serial programming interface and allows the program memory to be written to or read from, unless one or more lock bits have been activated.

## 2. Pin Configurations

#### 2.1 40P6 – 40-lead PDIP

#### 2.2 44A – 44-lead TQFP



# <sup>2</sup> AT89S8253

# 5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will generally return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

 Table 5-1.
 AT89S8253 SFR Map and Reset Values

|       |                   |                   | -                  |                    |                  |                  |                        |                     | -    |
|-------|-------------------|-------------------|--------------------|--------------------|------------------|------------------|------------------------|---------------------|------|
| 0F8H  |                   |                   |                    |                    |                  |                  |                        |                     | 0FFH |
| 0F0H  | B<br>00000000     |                   |                    |                    |                  |                  |                        |                     | 0F7H |
| 0E8H  |                   |                   |                    |                    |                  |                  |                        |                     | 0EFH |
| 0E0H  | ACC<br>00000000   |                   |                    |                    |                  |                  |                        |                     | 0E7H |
| 0D8H  |                   |                   |                    |                    |                  |                  |                        |                     | 0DFH |
| 0D0H  | PSW<br>00000000   |                   |                    |                    |                  | SPCR<br>00000100 |                        |                     | 0D7H |
| 0C8H  | T2CON<br>00000000 | T2MOD<br>XXXXXX00 | RCAP2L<br>00000000 | RCAP2H<br>00000000 | TL2<br>00000000  | TH2<br>00000000  |                        |                     | 0CFH |
| 0C0H  |                   |                   |                    |                    |                  |                  |                        |                     | 0C7H |
| 0B8H  | IP<br>XX000000    | SADEN<br>00000000 |                    |                    |                  |                  |                        |                     | 0BFH |
| 0B0H  | P3<br>11111111    |                   |                    |                    |                  |                  |                        | IPH<br>XX000000     | 0B7H |
| 0A8H  | IE<br>0X000000    | SADDR<br>00000000 | SPSR<br>000XXX00   |                    |                  |                  |                        |                     | 0AFH |
| 0A0H  | P2<br>11111111    |                   |                    |                    |                  |                  | WDTRST<br>(Write Only) | WDTCON<br>0000 0000 | 0A7H |
| 98H   | SCON<br>00000000  | SBUF<br>XXXXXXXX  |                    |                    |                  |                  |                        |                     | 9FH  |
| 90H   | P1<br>11111111    |                   |                    |                    |                  |                  | EECON<br>XX000011      |                     | 97H  |
| 88H   | TCON<br>00000000  | TMOD<br>00000000  | TL0<br>00000000    | TL1<br>00000000    | TH0<br>00000000  | TH1<br>00000000  | AUXR<br>XXXXXXX0       | CLKREG<br>XXXXXXX0  | 8FH  |
| 80H   | P0<br>11111111    | SP<br>00000111    | DP0L<br>00000000   | DP0H<br>00000000   | DP1L<br>00000000 | DP1H<br>00000000 | SPDR<br>########       | PCON<br>00XX0000    | 87H  |
| Note: | # means: 0 aft    | er cold reset and | d unchanged a      | fter warm rese     | et.              |                  |                        |                     | -    |

Note: # means: 0 after cold reset and unchanged after warm reset.





### 9. Timer 0 and 1

Timer 0 and Timer 1 in the AT89S8253 operate the same way as Timer 0 and Timer 1 in the AT89S51 and AT89S52. For more detailed information on the Timer/Counter operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod\_documents/DOC4316.PDF

### 10. Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit  $C/\overline{12}$  in the SFR T2CON (see Table 10-2 on page 15). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 10-2.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.


In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

| RCLK + TCLK | CP/RL2 | TR2 | MODE                |
|-------------|--------|-----|---------------------|
| 0           | 0      | 1   | 16-bit Auto-reload  |
| 0           | 1      | 1   | 16-bit Capture      |
| 1           | х      | 1   | Baud Rate Generator |
| Х           | х      | 0   | (Off)               |

Table 10-1.Timer 2 Operating Modes



Figure 10-4. Timer 2 in Baud Rate Generator Mode



### 11. Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 10-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 10-4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation  $(CP/\overline{T2} = 0)$ . The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

 $\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$ 

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 10-4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

## 12. Programmable Clock Out


A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 12-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz (for a 16 MHz operating frequency).


To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T2}$  (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock Out Frequency = 
$$\frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 rollovers will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.







In the previous example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

| Slave 0 | SADDR = 1100        | 0000        |
|---------|---------------------|-------------|
|         | SADEN = <u>1111</u> | <u>1001</u> |
|         | Given               | = 1100 0XX0 |
|         |                     |             |
| Slave 1 | SADDR = 1110        | 0000        |
|         | SADEN = <u>1111</u> | <u>1010</u> |
|         | Given               | = 1110 0X0X |
|         |                     |             |
| Slave 2 | SADDR = 1110        | 0000        |
|         | SADEN = <u>1111</u> | <u>1100</u> |
|         | Given               | = 1110 00XX |
|         |                     |             |

In the previous example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2, use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51-type UART drivers which do not make use of this feature.



Notes: 1. SMOD0 is located at PCON.6.

2.  $f_{osc} = oscillator frequency.$ 


# 14. Serial Peripheral Interface

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89S8253 and peripheral devices or between multiple AT89S8253 devices. The AT89S8253 SPI features include the following:


- Full-Duplex, 3-Wire Synchronous Data Transfer
- Master or Slave Operation
- Maximum Bit Frequency = f/4 (f/2 if in x2 Clock Mode)
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates in Master Mode
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Double-Buffered Receive
- Double-Buffered Transmit (Enhanced Mode only)
- Wakeup from Idle Mode (Slave Mode only)

The interconnection between master and slave CPUs with SPI is shown in Figure 14-1. The four pins in the interface are Master-In/Slave-Out (MISO), Master-Out/Slave-In (MOSI), Shift Clock (SCK), and Slave Select ( $\overline{SS}$ ). The SCK pin is the clock output in master mode, but is the clock input in slave mode. The MSTR bit in SPCR determines the directions of MISO and MOSI. Also notice that MOSI connects to MOSI and MISO to MISO. In master mode,  $\overline{SS}$ /P1.4 is ignored and may be used as a general-purpose input or output. In slave mode,  $\overline{SS}$  must be driven low to select an individual device as a slave. When  $\overline{SS}$  is driven high, the slave's SPI port is deactivated and the MOSI/P1.5 pin can be used as a general-purpose input.














Figure 14-6. SPI Master Timing (CPHA = 1)













Figure 16-3. Quartz Crystal Clock Source (B)



**Figure 16-4.** Ceramic Resonator Clock Source (A)






Figure 16-5. Ceramic Resonator Clock Source (B)



To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 16-6.





### 17. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. This mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.



# 20. Programming the Flash and EEPROM

Atmel's AT89S8253 Flash microcontroller offers 12K bytes of In-System reprogrammable Flash code memory and 2K bytes of EEPROM data memory.

The AT89S8253 is normally shipped with the on-chip Flash code and EEPROM data memory arrays in the erased state (i.e. contents = FFH) and ready to be programmed. This device supports a parallel programming mode and a serial programming mode. The serial programming mode provides a convenient way to reprogram the AT89S8253 inside the user's system. The parallel programming mode is compatible with conventional third-party Flash or EPROM programmers.

The code and data memory arrays are mapped via separate address spaces in the parallel and serial programming modes: 0000H to 2FFFH for code memory and 000H to 7FFH for data memory.

The code and data memory arrays in the AT89S8253 are programmed byte-by-byte or by page in either programming mode. To reprogram any non-blank byte in the parallel or serial mode, the user needs to invoke the Chip Erase operation first to erase both arrays since there is no built-in auto-erase capability.

**Parallel Programming Algorithm:** To program and verify the AT89S8253 in the parallel programming mode, the following sequence is recommended (see Figure 26-1):

- 1. Power-up sequence:
  - a. Apply power between  $V_{CC}$  and GND pins.
  - b. Set RST pin to "H".
  - c. Apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 ms.
- 2. Set PSEN pin to "L"
  - a. ALE pin to "H"
  - b. EA pin to "H" and all other pins to "H".
- 3. Raise  $\overline{EA}/VPP$  to 12V to enable Flash programming, erase or verification. Enable the P3.0 pull-up (10 K $\Omega$ typical) for RDY/ $\overline{BSY}$  operation.
- Apply the appropriate combination of "H" or "L" logic levels to pins P3.3, P3.4, P3.5, P3.6, P3.7 to select one of the programming operations shown in the Flash Programming Modes table.
- 5. Apply the desired byte address to pins P1.0 to P1.7 and P2.0 to P2.5.
  - a. Apply data to pins P0.0 to P0.7 for write code operation.
- 6. Pulse ALE/PROG once to load a byte in the code memory array, the data memory array, or the lock bits.
- 7. Repeat steps 5 and 6, changing the address and data for up to 64 bytes in the code memory page or 32 bytes in the data memory (EEPROM) page. When loading a page with individual bytes, the interval between consecutive byte loads should be no longer than 150 µs. Otherwise the device internally times out and assumes that the page load sequence is completed, rejecting any further loads before the page programming sequence has finished. This timing restriction also applies to Page Write of the 64-byte User Row.
- 8. After the last byte of the current page has been loaded, wait for 5 ms or monitor the RDY/BUSY pin until it transitions high. The page write cycle is self-timed and typically takes less than 5 ms.
- 9. To verify the last byte of the page just programmed, bring pin P3.4 to "L" and read the programmed data at pins P0.0 to P0.7.





- 10. Repeat steps 4 through 7 changing the address and data for the entire array or until the end of the object file is reached.
- 11. Power-off sequence:
  - a. Tri-state the address and data inputs.
  - b. Disable the P3.0 pullup used for RDY/BUSY operation.
  - c. Set XTAL1 to "L".
  - d. Set RST and EA pins to "L".
  - e. Turn V<sub>CC</sub> power off.

**Data Polling:** The AT89S8253 features DATA Polling to indicate the end of any programming cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the last loaded byte will result in the complement of the written datum on P0.7 (parallel mode), and on the MSB of the serial output byte on MISO (serial mode). Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin. DATA Polling may begin any time after a write cycle has been initiated.

**Ready/Busy:** The progress of byte programming in the parallel programming mode can also be monitored by the RDY/BSY output signal. Pin P3.0 is pulled Low after ALE goes High during programming to indicate  $\overline{\text{BUSY}}$ . P3.0 is pulled High again when programming is done to indicate READY. P3.0 needs an external pullup (typical 10 K $\Omega$ ) when functioning as RDY/ $\overline{\text{BSY}}$ .

**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed Code or Data byte can be read back via the address and data lines for verification. The state of the lock bits can also be verified directly in the parallel and serial programming modes.

**Chip Erase:** Both Flash and EEPROM arrays are erased electrically at the same time. In the parallel programming mode, Chip Erase is initiated by using the proper combination of control signals. The code and data arrays are written with all "1"s during the Chip Erase operation. The User Row will also be erased if the UsrRowProEn fuse (Fuse3) = 0 (enabled state).

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, Chip Erase is self-timed and also takes about 8 ms.

During Chip Erase, a serial read from any address location will return 00H at the data outputs.

**Serial Programming Fuse:** A programmable fuse is available to disable Serial Programming if the user needs maximum system security. The Serial Programming Fuse can be disabled via both the Parallel/Serial Programming Modes, but can only be enabled via the Parallel mode.

#### The AT89S8253 is shipped with the Serial Programming Mode enabled.

**Reading the Signature Bytes:** The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:

(030H) = 1EH indicates manufactured by Atmel (031H) = 73H indicates AT89S8253

## 21. Programming Interface

Every code byte in the Flash and EEPROM arrays can be written, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most worldwide major programming vendors offer support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

# 22. Serial Downloading

Both the code and data memory arrays can be programmed using the serial SPI bus while RST is pulled to  $V_{CC}$ . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction must be executed first before other operations can be executed.

The Chip Erase operation turns the content of every memory location in both the Code and Data arrays into FFH.

The code and data memory arrays have separate address spaces:

0000H to 2FFFH for code memory and 000H to 7FFH for data memory.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 24 MHz oscillator clock, the maximum SCK frequency is 1.5 MHz.

# 23. Serial Programming Algorithm

To program and verify the AT89S8253 in the serial programming mode, the following sequence is recommended:

- 1. Power-up sequence:
  - a. Apply power between VCC and GND pins.
  - b. Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 12 MHz clock to XTAL1 pin and wait for at least 10 ms with RST pin high and P1.7 (SCK) low.

- 2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
- 3. The code or data array is programmed one byte or one page at a time by supplying the address and data together with the appropriate Write instruction. The write cycle is self-timed and typically takes less than 4.0 ms at 5V.
- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal operation.

Power-off sequence (if needed):


- 1. Set XTAL1 to "L" (if a crystal is not used).
- 2. Set RST to "L".
- 3. Turn  $V_{CC}$  power off.






**Fuse3** (User Row Access Fuse): This fuse enables/disables writing to the programmable user row. **Fuse4** (Clock Selection Fuse): This fuse selects between an external clock source and a quartz crystal as the clock input.










# AT89S8253









# 26. Flash Programming and Verification Characteristics – Parallel Mode

 $T_{A}=20^{\circ}C$  to 30°C,  $V_{CC}=4.0V$  to 5.5V


| Symbol              | Parameter                           | Min  | Мах  | Units |  |
|---------------------|-------------------------------------|------|------|-------|--|
| V <sub>PP</sub>     | Programming Enable Voltage          | 11.5 | 12.5 | V     |  |
| I <sub>PP</sub>     | Programming Enable Current          |      | 1.0  | mA    |  |
| 1/t <sub>CLCL</sub> | Oscillator Frequency                | 3    | 24   | MHz   |  |
| t <sub>PWRUP</sub>  | Power On to RST High <sup>(1)</sup> | 10   |      | μs    |  |
| t <sub>RHX</sub>    | RST High to XTAL Start              | 10   |      | μs    |  |
| t <sub>OSTL</sub>   | Oscillator Settling Time            | 10   |      | ms    |  |
| t <sub>HSTL</sub>   | High Voltage Settling Time          | 10   |      | μs    |  |
| t <sub>MSTP</sub>   | Mode Setup to PROG Low              | 1    |      | μs    |  |
| t <sub>ASTP</sub>   | Address Setup to PROG Low           | 1    |      | μs    |  |
| t <sub>DSTP</sub>   | Data Setup to PROG Low              | 1    |      | μs    |  |
| t <sub>PGW</sub>    | PROG Width                          | 1    |      | μs    |  |
| t <sub>AHLD</sub>   | Address Hold after PROG             | 1    |      | μs    |  |
| t <sub>DHLD</sub>   | Data Hold after PROG                | 1    |      | μs    |  |
| t <sub>BLT</sub>    | Byte Load Period                    | 1    | 150  | μs    |  |
| t <sub>PHBL</sub>   | PROG High to BUSY Low               |      | 256  | μs    |  |
| t <sub>WC</sub>     | Write Cycle Time <sup>(2)</sup>     |      | 4.5  | ms    |  |
| t <sub>MHLD</sub>   | Mode Hold After BUSY Low            | 10   |      | μs    |  |
| t <sub>VFY</sub>    | Address to Data Verify Valid        |      | 1    | μs    |  |
| t <sub>PSTP</sub>   | PROG Setup to V <sub>PP</sub> High  | 10   |      | μs    |  |
| t <sub>PHLD</sub>   | PROG Hold after V <sub>PP</sub> Low | 10   |      | μs    |  |
| t <sub>PLX</sub>    | PROG Low to XTAL Halt               | 1    |      | μs    |  |
| t <sub>XRL</sub>    | XTAL Halt to RST Low                | 1    |      | μs    |  |
| t <sub>PWRDN</sub>  | RST Low to Power Off                | 1    |      | μs    |  |

Notes: 1. Power On occurs once  $V_{\text{CC}}$  reaches 2.4V.

2. 9 ms if Chip Erase.

AT89S8253

Figure 26-1. Flash/EEPROM Programming and Verification Waveforms – Parallel Mode





# 48. Ordering Information


# 48.1 Green Package (Pb/Halide-free)

| Speed<br>(MHz) | Power<br>Supply | Ordering Code   | Package | Operation Range   |
|----------------|-----------------|-----------------|---------|-------------------|
|                |                 | AT89S8253-24AU  | 44A     |                   |
| 24             |                 | AT89S8253-24JU  | 44J     | Industrial        |
| 24             | 2.7V to 5.5V    | AT89S8253-24PU  | 40P6    | (-40° C to 85° C) |
|                |                 | AT89S8253-24PSU | 42PS6   |                   |

| Package Type |  |  |  |  |
|--------------|--|--|--|--|
| 44 <b>A</b>  | 44-lead, Thin Plastic Gull Wing Quad Flat Package (TQFP) |  |  |  |
| 44J          | 44-lead, Plastic J-leaded Chip Carrier (PLCC)            |  |  |  |
| 40P6         | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |  |  |  |
| 42PS6        | 42-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) |  |  |  |



#### 49.2 44J – PLCC







#### 49.3 40P6 - PDIP

