



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	24MHz
Connectivity	SPI, UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89s8253-24pu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will generally return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

 Table 5-1.
 AT89S8253 SFR Map and Reset Values

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000					SPCR 00000100			0D7H
0C8H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			0CFH
0C0H									0C7H
0B8H	IP XX000000	SADEN 00000000							0BFH
0B0H	P3 11111111							IPH XX000000	0B7H
0A8H	IE 0X000000	SADDR 00000000	SPSR 000XXX00						0AFH
0A0H	P2 11111111						WDTRST (Write Only)	WDTCON 0000 0000	0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111						EECON XX000011		97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXXXXXX0	CLKREG XXXXXXX0	8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	SPDR ########	PCON 00XX0000	87H

Note: # means: 0 after cold reset and unchanged after warm reset.





## 5.1 Auxiliary Register

#### Table 5-2.AUXR – Auxiliary Register

AUX	AUXR Address = 8EH Reset Value = XXXX XXX0B									
Not E	Not Bit Addressable									
	_	_	_	-	-	_	Intel_Pwd_Exit	DISALE		
Bit	7	6	5	4	3	2	1	0		
Svm	Symbol Function									
- ,		Function								
Intel	_Pwd_Exit	When set, this the interrupt s referenced fro	bit configures ignal. When th m the falling e	the interrupt on the interrupt of the interrupt of the interval of the interva	friven exit from d, the executio rrupt signal.	power-down n resumes af	to resume execution c ter a self-timed interva	on the rising ed I (nominal 2 m	ge of s)	

#### 5.2 Clock Register

#### Table 5-3.CLKREG – Clock Register

CLKREG Address = 8FH Reset Value = XXXX XXX0B									
Not Bit Addressable									
_		-	_	-	_	_	-	-	X2
Bit		7	6	5	4	3	2	1	0
Symb	Symbol Function								
	When $X_2 = 0$ , the assillator frequency (at XTAL 1 pip) is interpally divided by 2 before it is used as the device system								

Yo	When X2 = 0, the oscillator frequency (at XTAL1 pin) is internally divided by 2 before it is used as the device system frequency.
72	When X2 = 1, the divider by 2 is no longer used and the XTAL1 frequency becomes the device system frequency. This enables the user to choose a 6 MHz crystal instead of a 12 MHz crystal, for example, in order to reduce EMI.

#### 5.3 SPI Registers

Control and status bits for the Serial Peripheral Interface are contained in registers SPCR (see Table 14-1 on page 25) and SPSR (see Table 14-2 on page 26). The SPI data bits are contained in the SPDR register. In normal SPI mode, writing the SPI data register during serial data transfer sets the Write Collision bit (WCOL) in the SPSR register. In enhanced SPI mode, the SPDR is also write double-buffered because WCOL works as a Write Buffer Full Flag instead of being a collision flag. The values in SPDR are not changed by Reset.

#### 5.4 Interrupt Registers

The global interrupt enable bit and the individual interrupt enable bits are in the IE register. In addition, the individual interrupt enable bit for the SPI is in the SPCR register. Four priorities can be set for each of the six interrupt sources in the IP and IPH registers.

IPH bits have the same functions as IP bits, except IPH has higher priority than IP. By using IPH in conjunction with IP, a priority level of 0, 1, 2, or 3 may be set for each interrupt.

#### 5.5 Dual Data Pointer Registers

To facilitate accessing both internal EEPROM and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H - 83H and DP1 at 84H - 85H. Bit DPS = 0 in SFR EECON selects DP0 and DPS = 1 selects DP1. The user should ALWAYS initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

#### 5.6 Power Off Flag

The Power Off Flag (POF), located at bit\_4 (PCON.4) in the PCON SFR. POF, is set to "1" during power up. It can be set and reset under software control and is not affected by RESET.

## 6. Data Memory – EEPROM and RAM

The AT89S8253 implements 2K bytes of on-chip EEPROM for data storage and 256 bytes of RAM. The upper 128 bytes of RAM occupy a parallel space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space. When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access the SFR space.For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

MOV @R0, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

The on-chip EEPROM data memory is selected by setting the EEMEN bit in the EECON register at SFR address location 96H. The EEPROM address range is from 000H to 7FFH. MOVX instructions are used to access the EEPROM. To access off-chip data memory with the MOVX instructions, the EEMEN bit needs to be set to "0".

During program execution mode (using the MOVX instruction) there is an auto-erase capability at the byte level. This means that the user can update or modify a single EEPROM byte location in real-time without affecting any other bytes.

The EEMWE bit in the EECON register needs to be set to "1" before any byte location in the EEPROM can be written. User software should reset EEMWE bit to "0" if no further EEPROM write is required. EEPROM write cycles in the serial programming mode are self-timed and typically take 4 ms. The progress of EEPROM write can be monitored by reading the RDY/BSY bit (read-only) in SFR EECON. RDY/BSY = 0 means programming is still in progress and RDY/BSY = 1 means an EEPROM write cycle is completed and another write cycle can be initiated. Bit EELD in EECON controls whether the next MOVX instruction will only load the write buffer of the EEPROM or will actually start the programming cycle. By setting EELD, only load will occur. Before the last MOVX in a given page of 32 bytes, EELD should be cleared so that after the last MOVX the entire page will be programmed at the same time. This way, 32 bytes will only require 4 ms of programming time instead of 128 ms required in single byte programming.





In addition, during EEPROM programming, an attempted read from the EEPROM will fetch the byte being written with the MSB complemented. Once the write cycle is completed, true data are valid at all bit locations.

#### 6.1 **Memory Control Register**

The EECON register contains control bits for the 2K bytes of on-chip data EEPROM. It also contains the control bit for the dual data pointer.

Table 6-1.	EECON – Data EEPROM Control	Register

EECON Add	EECON Address = 96H Reset Value = XX00 0011B								
Not Bit Addre	essable								
							-		-
Bit	_	-	EELD	EEMWE	EEMEN	DPS	RDY/BSY	WRTINH	
	7	6	5	4	3	2	1	0	
Symbol	Function								
EELD	EEPROM da EEPROM wil the data EEF previously loa	ta memory loa Il not initiate the PROM memory aded on the sa	d enable bit. L e programmin 2. Before the la ume page of th	Jsed to implen g cycle if this b ast MOVX, reso ne address give	nent Page Moo bit is set, rathe et this bit and t en by the last	de Write. A Mo r it will just loa the data EEPF MOVX instruc	OVX instruction d data into the v ROM will progra tion.	writing into the volatile data bu m all the bytes	e data Iffer of
EEMWE	EEPROM da instruction. U	ta memory wri Jser software s	te enable bit. hould set this	Set this bit to 1 bit to 0 after E	before initiati EPROM write	ng byte write t is completed.	to on-chip EEPF	ROM with the N	NOVX
EEMEN	Internal EEP instead of ex MOVX with D	ROM access e ternal data me DPTR accesse	enable. When mory if the ad s external data	EEMEN = 1, ti dress used is a memory.	ne MOVX instr less than 2K. '	ruction with DI When EEMEN	PTR will access I = 0 or the add	on-chip EEPF ress used is $\geq$	ROM 2K,
DPS	Data pointer second bank	register select , DP1.	. DPS = 0 sele	ects the first ba	ank of data poi	inter register,	DP0, and DPS =	= 1 selects the	)
RDY/BSY	RDY/BSY (Ready/Busy) flag for the data EEPROM memory. This is a read-only bit which is cleared by hardware during the programming cycle of the on-chip EEPROM. It is also set by hardware when the programming is completed. Note that RDY/BSY will be cleared long after the completion of the MOVX instruction which has initiated the programming cycle.								
WRTINH	WRTINH (Wr of the on-chip new program	$\frac{V_{\rm C}}{V_{\rm C}} = 0.000000000000000000000000000000000$							

Figure 6-1. Data EEPROM Write Sequence



AT89S8253

10



Figure 10-4. Timer 2 in Baud Rate Generator Mode



## 11. Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 10-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 10-4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates =  $\frac{\text{Timer 2 Overflow Rate}}{16}$ 

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation  $(CP/\overline{T2} = 0)$ . The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

 $\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$ 

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

#### Table 14-1. SPCR – SPI Control Register

SPCR /	SPCR Address = D5HReset Value = 0000 0100B									
Not Bit	Addressable									
									_	
	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0		
Bit	7	6	5	4	3	2	1	0		
Symbo	Function	ı								
SPIE	SPI interrupt enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.									
SPE	SPI enable. SPI = 1 enables the SPI channel and connects $\overline{SS}$ , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel.									
DORD	Data orde	er. DORD = 1 s	elects LSB first	t data transmis	sion. DORD = (	) selects MSB	first data transr	nission.		
MSTR	Master/s	lave select. MS	TR = 1 selects	Master SPI mo	ode. MSTR = 0	selects slave S	PI mode.			
CPOL	Clock po transmitti	larity. When CP ing. Please refe	OL = 1, SCK is r to figure on S	high when idle PI clock phase	e. When CPOL and polarity co	= 0, SCK of the ontrol.	e master device	e is low when n	ot	
CPHA	Clock pha Please re	ase. The CPHA efer to figure on	bit together with SPI clock phases	th the CPOL bit se and polarity	t controls the clo control.	ock and data re	lationship betw	een master and	d slave.	
	SPI clock effect on	rate select. Th the slave. The	ese two bits co relationship be	ontrol the SCK tween SCK and	rate of the devi	ce configured a frequency, F <sub>osc</sub>	as master. SPR	1 and SPR0 ha	ave no	
SPB0	SPR1	ISPROSCK								
SPR1	00f/4 (f/2 in x2 mode)									
	101/10	o (1/8 IN X2 MOO 4 (f/22 in x2 mo	e) do)							
	1 UI/04	4 (1/32 111 X2 1110 28 (f/64 in x2 m	ode)							
Notoo	1 Cot up the		fore enchling th		aita naadad in C					

2. Enable the master SPI prior to the slave device.

3. Slave echoes master on next Tx if not loaded with new data.





#### Table 14-2. SPSR – SPI Status Register

SPSR	SPSR Address = AAH Reset Value = 000X XX00B								
Not Bit	Addressable								
		I				1		1	7
	SPIF	WCOL	LDEN	-	-	-	DISSO	ENH	_
Bit	7	6	5	4	3	2	1	0	
Symbo	Symbol Function								
SPIF	SPI interrupt flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register <b>followed by</b> reading/writing the SPI data register.								
WCOL	When ENH = 0: Write collision flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register <b>followed by</b> reading/writing the SPI data register. When ENH = 1: WCOL works in Enhanced mode as Tx Buffer Full. Writing during WCOL = 1 in enhanced mode will overwrite the waiting data already present in the Tx Buffer. In this mode, WCOL is no longer reset by the SPIF reset but is reset when the write buffer has been unloaded into the serial shift register.								
LDEN	Load en When El during b	able for the Tx I NH is set, it is s its 4 - 7 of the S	buffer in enhand afe to load the 7 SPI serial byte t	ced SPI mode Tx Buffer while ransmission ti	e LDEN = 1 and me frame.	WCOL = 0. LI	DEN is high duri	ng bits 0 - 3 an	d is low
DISSO	Disable slave output bit. When set, this bit causes the MISO pin to be tri-stated so more than one slave device can share the same interface with a single master. Normally, the first byte in a transmission could be the slave address and only the selected slave should clear its DISSO bit.								
ENH	Enhance When El SPDR re	Enhanced SPI mode select bit. When ENH = 0, SPI is in normal mode, i.e. without write double buffering. When ENH = 1, SPI is in enhanced mode with write double buffering. The Tx buffer shares the same address with the SPDR register.							

#### Table 14-3. SPDR - SPI Data Register

SPDR /	SPDR Address = 86H									
Not Bit Addressable						Reset Value = 00H (after cold reset) unchanged (after warm reset)				
	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0		
Bit	7	6	3	2	1	0				



Figure 14-3. SPI Shift Register Diagram

The CPHA (<u>C</u>lock <u>PHA</u>se), CPOL (<u>C</u>lock <u>POL</u>arity), and SPR (<u>S</u>erial <u>P</u>eripheral clock <u>R</u>ate = baud rate) bits in SPCR control the shape and rate of SCK. The two SPR bits provide four possible clock rates when the SPI is in master mode. In slave mode, the SPI will operate at the rate of the incoming SCK as long as it does not exceed the maximum bit rate. There are also four possible combinations of SCK phase and polarity with respect to the serial data. CPHA and CPOL determine which format is used for transmission. The SPI data transfer formats are shown in Figure 14-4 and Figure 14-5. To prevent glitches on SCK from disrupting the interface, CPHA, CPOL, and SPR should be set up before the interface is enabled, and the master device should be enabled before the slave device(s).

Symbol	Parameter	Min	Max	Units
t <sub>CLCL</sub>	Oscillator Period	41.6		ns
t <sub>scк</sub>	Serial Clock Cycle Time	4t <sub>CLCL</sub>		ns
t <sub>SHSL</sub>	Clock High Time	t <sub>SCK</sub> /2 - 25		ns
t <sub>SLSH</sub>	Clock Low Time	t <sub>SCK</sub> /2 - 25		ns
t <sub>SR</sub>	Rise Time		25	ns
t <sub>SF</sub>	Fall Time		25	ns
t <sub>SIS</sub>	Serial Input Setup Time	10		ns
t <sub>SIH</sub>	Serial Input Hold Time	10		ns
t <sub>SOH</sub>	Serial Output Hold Time		10	ns
t <sub>sov</sub>	Serial Output Valid Time		35	ns

 Table 14-4.
 SPI Master Characteristics





Symbol	Parameter	Min	Мах	Units
t <sub>CLCL</sub>	Oscillator Period	41.6		ns
t <sub>SCK</sub>	Serial Clock Cycle Time	4t <sub>CLCL</sub>		ns
t <sub>SHSL</sub>	Clock High Time	1.5 t <sub>CLCL</sub> - 25		ns
t <sub>SLSH</sub>	Clock Low Time	1.5 t <sub>CLCL</sub> - 25		ns
t <sub>SR</sub>	Rise Time		25	ns
t <sub>SF</sub>	Fall Time		25	ns
t <sub>SIS</sub>	Serial Input Setup Time	10		ns
t <sub>SIH</sub>	Serial Input Hold Time	10		ns
t <sub>SOH</sub>	Serial Output Hold Time		10	ns
t <sub>SOV</sub>	Serial Output Valid Time		35	ns
t <sub>SOE</sub>	Output Enable Time		10	ns
t <sub>SOX</sub>	Output Disable Time		25	ns
t <sub>SSE</sub>	Slave Enable Lead Time	4 t <sub>CLCL</sub> +50		ns
t <sub>SSD</sub>	Slave Disable Lag Time	0		ns

Table 14-5.SPI Slave Characteristics

Figure 14-4. SPI Master Timing (CPHA = 0)



# AIMEL



#### Figure 14-8. SPI Transfer Format with CPHA = 0





Note: \*Not defined but normally LSB of previously transmitted character

## 15. Interrupts

The AT89S8253 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 15-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 15-1 shows that bit position IE.6 is unimplemented. User software should not write a 1 to this bit position, since it may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The serial interrupt is the logical OR of bits RI and TI in register SCON and also bit SPIF in SPSR (if SPIE in SPCR is set). None of these flags is cleared by hardware when the service routine is vectored to. The service routine may have to determine whether the UART or SPI generated the interrupt.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

## 16. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 16-1 (A) and (B). Either a quartz crystal or ceramic resonator may be used. For frequencies above 16MHz it is recommended that C1 be replaced with R1 for improved startup performance. Note that the internal structure of the devices adds about 10 pF of capacitance to both XTAL1 and XTAL2. The total capacitance on XTAL1 or XTAL2, including the external load capacitor (C1/C2) plus internal device load, board trace and crystal loadings, should not exceed 20 pF. Figure 16-2, 16-3, 16-4 and 16-5 illustrate the relationship between clock loading and the respective resulting clock amplitudes.



Figure 16-1. Oscillator Connections



Figure 16-2. Quartz Crystal Clock Source (A)



-			
	1.1		
		-	L
			<b>•</b> •

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

**Table 17-1.** Status of External Pins During Idle and Power-down Modes

## 18. Power-down Mode

In the power-down mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. Exit from power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before  $V_{cc}$  is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

To exit power-down via an interrupt, external interrupt pin P3.2 or P3.3 must be kept low for at least the specified required crystal oscillator start up time. Afterwards, the interrupt service routine starts at the **rising edge** of the external interrupt pin if the SFR bit AUXR.1 is set. If AUXR.1 is reset (cleared), execution starts after a self-timed interval of 2 ms (nominal) from the **falling edge** of the external interrupt pin. The user should not attempt to enter (or re-enter) the powerdown mode for a minimum of 4 µs until after one of the following conditions has occurred: Start of code execution (after any type of reset), or Exit from power-down mode.

## 19. Program Memory Lock Bits

The AT89S8253 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in Table 19-1. When lock bit 1 is programmed, the logic level at the  $\overline{EA}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{EA}$  must agree with the current logic level at that pin in order for the device to function properly. Once programmed, the lock bits can only be unprogrammed with the Chip Erase operation in either the parallel or serial modes.

Program Lock Bits		ts		
	LB1	LB2	LB3	Protection Type
1	U	U	U	No internal memory lock feature.
2	Ρ	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory. EA is sampled and latched on reset and further programming of the Flash memory (parallel or serial mode) is disabled.
3	Р	Р	U	Same as Mode 2, but parallel or serial verify are also disabled.
4	Р	Р	Р	Same as Mode 3, but external execution is also disabled.

 Table 19-1.
 Lock Bit Protection Modes<sup>(1)</sup>

Note: 1. U = Unprogrammed; P = Programmed

AT89S8253

Figure 26-1. Flash/EEPROM Programming and Verification Waveforms – Parallel Mode



![](_page_13_Picture_3.jpeg)

## 29. Absolute Maximum Ratings\*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.6V
DC Output Current 15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **30. DC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}$ C to 85°C and  $V_{CC} = 2.7$  to 5.5V, unless otherwise noted

Symbol	Parameter	Condition	Min	Мах
V <sub>IL</sub>	Input Low-voltage	(Except EA, XTAL1, RST, Port 0)	-0.5V	0.2 V <sub>CC</sub> - 0.1V
V <sub>IL1</sub>	Input Low-voltage	(EA, XTAL1, RST, Port 0)	-0.5V	0.3 V <sub>CC</sub>
V <sub>IH</sub>	Input High-voltage	(Except EA, XTAL1, RST, Port 0)	0.5 V <sub>CC</sub>	$V_{CC} + 0.5V$
V <sub>IH1</sub>	Input High-voltage	(EA, XTAL1, RST, Port 0)	0.7 V <sub>CC</sub>	$V_{CC} + 0.5V$
V <sub>OL</sub>	Output Low-voltage <sup>(1)</sup>	$I_{OL} = 10 \text{ mA}, V_{CC} = 4.0 \text{V}, T_{A} = 85^{\circ}\text{C}$		0.5V
	Output High-voltage	I <sub>OH</sub> = -60 μA, T <sub>A</sub> = 85°C	2.4V	
V <sub>OH</sub>	When Weak Pull Ups are Enabled	$I_{OH} = -25 \ \mu A, \ T_A = 85^{\circ}C$	0.75 V <sub>CC</sub>	
	(Ports 1, 2, 3, ALE, PSEN)	$I_{OH} = -10 \ \mu A, \ T_A = 85^{\circ}C$	0.9 V <sub>CC</sub>	
V <sub>OH1</sub>	Output High-voltage	$I_{OH} = -40 \text{ mA}, \text{ T}_{A} = 85^{\circ}\text{C}$	2.4V	
	When Strong Pull Ups are Enabled (Port 0 in External Bus Mode, P1, 2, 3)	I <sub>OH</sub> = -25 mA, T <sub>A</sub> = 85°C	0.75 V <sub>CC</sub>	
	ALE, PSEN)	I <sub>OH</sub> = -10 mA, T <sub>A</sub> = 85°C	0.9 V <sub>CC</sub>	
I <sub>IL</sub>	Logical 0 Input Current (Ports 1, 2, 3)	$V_{IN} = 0.45V, V_{CC} = 5.5V, T_A = -40^{\circ}C$		-50 μA
I <sub>TL</sub>	Logical 1 to 0 Transition Current (Ports 1, 2, 3)	$V_{IN} = 2V, V_{CC} = 5.5V, T_A = -40^{\circ}C$		-352 μA
ILI	Input Leakage Current (Port 0, $\overline{EA}$ )	$0.45V < V_{IN} < V_{CC}$		±10 μA
RRST	Reset Pull-down Resistor		50 KΩ	150 KΩ
C <sub>IO</sub>	Pin Capacitance	Test Freq. = 1 MHz, T <sub>A</sub> = 25°C		10 pF
	Power Supply Current	Active Mode, 12 MHz, $V_{CC}$ = 5.5V, $T_A$ = -40°C		10 mA
	Power Supply Current	Idle Mode, 12 MHz, $V_{CC}$ = 5.5V, $T_A$ = -40°C		3.5 mA
ICC	Deriver derive Mada(2)	$V_{CC} = 5.5 \overline{V}, T_A = -40^{\circ} C$		100 µA
F	Power-aown Moae	$V_{CC} = 4.0V, T_A = -40^{\circ}C$		20 µA

Notes: 1. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows: Maximum  $I_{OL}$  per port pin: 10 mA, Maximum  $I_{OL}$  per 8-bit port:15 mA,

Maximum total  $I_{OL}$  for all output pins: 71 mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum  $V_{cc}$  for Power-down is 2V.

![](_page_14_Picture_11.jpeg)

![](_page_15_Picture_0.jpeg)

## **31. AC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}C$  to  $85^{\circ}C$  and  $V_{CC} = 2.7$  to 5.5V, unless otherwise noted.

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{PROG}$ , and  $\overline{PSEN} = 100 \text{ pF}$ ; load capacitance for all other outputs = 80 pF.

## 31.1 External Program and Data Memory Characteristics

		Variable Oscillator		
Symbol	Parameter	Min	Мах	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	24	MHz
t <sub>LHLL</sub>	ALE Pulse Width	2t <sub>CLCL</sub> - 12		ns
t <sub>AVLL</sub>	Address Valid to ALE Low	t <sub>CLCL</sub> - 12		ns
t <sub>LLAX</sub>	Address Hold after ALE Low	t <sub>CLCL</sub> - 16		ns
t <sub>LLIV</sub>	ALE Low to Valid Instruction In		4t <sub>CLCL</sub> - 50	ns
t <sub>LLPL</sub>	ALE Low to PSEN Low	t <sub>CLCL</sub> - 12		ns
t <sub>PLPH</sub>	PSEN Pulse Width	3t <sub>CLCL</sub> - 12		ns
t <sub>PLIV</sub>	PSEN Low to Valid Instruction In		3t <sub>CLCL</sub> - 50	ns
t <sub>PXIX</sub>	Input Instruction Hold after PSEN	-10		ns
t <sub>PXIZ</sub>	Input Instruction Float after PSEN		t <sub>CLCL</sub> - 20	ns
t <sub>PXAV</sub>	PSEN to Address Valid	t <sub>CLCL</sub> - 4		ns
t <sub>AVIV</sub>	Address to Valid Instruction In		5t <sub>CLCL</sub> - 50	ns
t <sub>PLAZ</sub>	PSEN Low to Address Float		20	ns
t <sub>RLRH</sub>	RD Pulse Width	6t <sub>CLCL</sub>		ns
t <sub>WLWH</sub>	WR Pulse Width	6t <sub>CLCL</sub>		ns
t <sub>RLDV</sub>	RD Low to Valid Data In		5t <sub>CLCL</sub> - 50	ns
t <sub>RHDX</sub>	Data Hold after RD	0		ns
t <sub>RHDZ</sub>	Data Float after RD		2t <sub>CLCL</sub> - 20	ns
t <sub>LLDV</sub>	ALE Low to Valid Data In		8t <sub>CLCL</sub> - 50	ns
t <sub>AVDV</sub>	Address to Valid Data In		9t <sub>CLCL</sub> - 50	ns
t <sub>LLWL</sub>	ALE Low to RD or WR Low	3t <sub>CLCL</sub> - 24	3t <sub>CLCL</sub>	ns
t <sub>AVWL</sub>	Address to $\overline{RD}$ or $\overline{WR}$ Low	4t <sub>CLCL</sub> - 12		ns
t <sub>QVWX</sub>	Data Valid to WR Transition	2t <sub>CLCL</sub> - 24		ns
t <sub>QVWH</sub>	Data Valid to WR High	8t <sub>CLCL</sub> - 24		ns
t <sub>WHQX</sub>	Data Hold after WR	2t <sub>CLCL</sub> - 24		ns
t <sub>RLAZ</sub>	RD Low to Address Float		0	ns
t <sub>WHLH</sub>	RD or WR High to ALE High	t <sub>CLCL</sub> - 10	t <sub>CLCL</sub> + 20	ns
t <sub>WHAX</sub>	Address Hold after RD or WR High	t <sub>CLCL</sub> - 10		ns

## 37. Serial Port Timing: Shift Register Mode Test Conditions

		Variable Oscillator		
Symbol	Parameter	Min	Мах	Units

## 38. Shift Register Mode Timing Waveforms

![](_page_16_Figure_4.jpeg)

## **39.** AC Testing Input/Output Waveforms<sup>(1)</sup>

![](_page_16_Figure_6.jpeg)

Note: 1. AC Inputs during testing are driven at V<sub>CC</sub> - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V<sub>IH</sub> min. for a logic 1 and V<sub>IL</sub> max. for a logic 0.

## 40. Float Waveforms<sup>(1)</sup>

![](_page_16_Figure_9.jpeg)

![](_page_16_Picture_10.jpeg)

## 48. Ordering Information

## 48.1 Green Package (Pb/Halide-free)

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
		AT89S8253-24AU	44A	
24 2.7V to 5.5V		AT89S8253-24JU	44J	Industrial
	AT89S8253-24PU	40P6	(-40° C to 85° C)	
		AT89S8253-24PSU	42PS6	

	Package Type
44 <b>A</b>	44-lead, Thin Plastic Gull Wing Quad Flat Package (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
42PS6	42-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)

![](_page_17_Picture_5.jpeg)

![](_page_18_Picture_0.jpeg)

## 49. Package Information

![](_page_18_Figure_3.jpeg)

56 **AT89S8253** 

![](_page_19_Picture_0.jpeg)

#### 49.3 40P6 - PDIP

![](_page_19_Figure_2.jpeg)

# AT89S8253

#### 49.4 42PS6 – PDIP

![](_page_20_Figure_2.jpeg)

![](_page_20_Picture_3.jpeg)