

Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Dual-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	DMA, POR, PWM
Number of I/O	-
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 1.32V
Data Converters	A/D 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5676rdk3mvu1">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5676rdk3mvu1</a>

# Table of Contents

1	Ordering Information.....	3
1.1	Orderable Parts.....	3
2	MPC5676R Blocks .....	4
2.1	Block Diagram.....	4
3	Pin Assignments.....	6
3.1	416-ball TEPBGA Pin Assignments .....	6
3.2	516-ball TEPBGA Pin Assignments .....	7
3.3	Pin Muxing and Reset States .....	8
4	Electrical Characteristics .....	8
4.1	Maximum Ratings .....	8
4.2	Thermal Characteristics .....	9
4.2.1	General Notes for Specifications at Maximum Junction Temperature .....	11
4.3	EMI (Electromagnetic Interference) Characteristics .....	12
4.4	ESD Characteristics .....	13
4.5	PMC/POR/LVI Electrical Specifications .....	13
4.5.1	Regulator Example .....	16
4.6	Power Up/Down Sequencing .....	18
4.6.1	Power-Up .....	19
4.6.2	Power-Down .....	19
4.6.3	Power Sequencing and POR Dependent on $V_{DDA}$ .....	20
4.7	DC Electrical Specifications .....	20
4.7.1	I/O Pad Current Specifications .....	23
4.7.2	I/O Pad $V_{DD33}$ Current Specifications .....	24
4.7.3	LVDS Pad Specifications .....	25
4.8	Oscillator and FMPLL Electrical Characteristics .....	27
4.9	eQADC Electrical Characteristics .....	29
4.10	C90 Flash Memory Electrical Characteristics .....	31
4.11	AC Specifications .....	32
4.11.1	Clocking Modes .....	32
4.11.2	Pad AC Specifications .....	33
4.12	AC Timing .....	34
4.12.1	Generic Timing Diagrams.....	34
4.12.2	Reset and Configuration Pin Timing.....	35
4.12.3	IEEE 1149.1 Interface Timing.....	36
4.12.4	Nexus Timing .....	39
4.12.5	External Bus Interface (EBI) Timing.....	41
4.12.6	External Interrupt Timing (IRQ Pin) .....	46
4.12.7	eTPU Timing .....	46
4.12.8	eMIOS Timing .....	47
4.12.9	DSPI Timing .....	48
5	Package Information .....	54
5.1	416-Pin Package.....	54
5.2	516-Pin Package.....	56
6	Product Documentation.....	58
	Appendix A Signal Properties and Muxing .....	59
	Appendix B Revision History .....	109

## 4.4 ESD Characteristics

**Table 6. ESD Ratings<sup>1,2</sup>**

Spec	Characteristic	Symbol	Value	Unit
1	ESD for Human Body Model (HBM)	$V_{HBM}$	2000	V
2	ESD for Charged Device Model (CDM)	$V_{CDM}$	750 (corners) 500 (other)	V

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 4.5 PMC/POR/LVI Electrical Specifications

**Table 7. PMC Operating conditions**

Spec	Name	Parameter	Condition	Min	Typ	Max	Unit
1	$V_{DDREG}$	Supply voltage VDDREG 5 V nominal <sup>1</sup>	LDO5V / SMPS5V mode	4.5	5	5.5	V
2	$V_{DDREG}$	Supply voltage VDDREG 3 V nominal <sup>1</sup>	LDO3V mode	3.0	3.3	3.6	V
3	$V_{DD33}$	Supply voltage VDDSYN / $V_{DD33}$ 3.3 V nominal <sup>2</sup>	LDO3V mode	3.0	3.3	3.6	V
4	$V_{DD}$	Supply voltage VDD 1.2 V nominal <sup>3</sup>	—	1.14	1.2	1.32	V

<sup>1</sup> Voltage should be higher than maximum  $V_{LVDREG}$  to avoid LVD event

<sup>2</sup> Applies to both  $V_{DD33}$  (flash supply) and VDDSYN (PLL supply) pads. Voltage should be higher than maximum  $V_{LVD33}$  to avoid LVD event

<sup>3</sup> Voltage should be higher than maximum  $V_{LVD12}$  to avoid LVD event

### NOTE

In the following table, “untrimmed” means “at reset” and “trimmed” means “after reset”.

**Table 8. PMC Electrical Specifications**

Spec	Name	Symbol	Condition	Min	Typ	Max	Unit
1	Nominal bandgap reference voltage	$V_{BG}$	—	0.59	0.620	0.65	V
1a	Bandgap reference voltage during power on reset	—	—	$V_{BG} - 5\%$	$V_{BG}$	$V_{BG} + 5\%$	V
1b	Bandgap reference voltage at nominal voltage / nominal temperature after power on reset	—	—	$V_{BG} - 2\%$	$V_{BG}$	$V_{BG} + 2\%$	V

**Table 18. Oscillator Electrical Specifications<sup>1</sup> (continued)**  
 $(V_{DDSYN} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS} = V_{SSSYN} = 0 \text{ V}, T_A = T_L \text{ to } T_H)$

Spec	Characteristic	Symbol	Min	Max	Unit
7	Total On-chip stray capacitance on EXTAL	$C_{S\_EXTAL}$	—	1.5	pF
8	Crystal manufacturer's recommended capacitive load	$C_L$	See crystal spec	See crystal spec	pF
9	Discrete load capacitance to be connected to EXTAL	$C_{L\_EXTAL}$	—	$(2 \times C_L - C_{S\_EXTAL})^{\frac{1}{4}}$	pF
10	Discrete load capacitance to be connected to XTAL	$C_{L\_XTAL}$	—	$(2 \times C_L - C_{S\_XTAL})^{\frac{1}{4}} - C_{PCB\_XTAL}$	pF

<sup>1</sup> All values given are initial design targets and subject to change.

<sup>2</sup> This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case,  $V_{extal} - V_{xtal} \geq 400 \text{ mV}$  criterion has to be met for oscillator's comparator to produce output clock.

<sup>3</sup>  $I_{xtal}$  is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

<sup>4</sup>  $C_{PCB\_EXTAL}$  and  $C_{PCB\_XTAL}$  are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

## 4.9 eQADC Electrical Characteristics

**Table 19. eQADC Conversion Specifications (Operating)**

Spec	Characteristic	Symbol	Min	Max	Unit
1	ADC Clock (ADCLK) Frequency	$f_{ADCLK}$	2	16	MHz
2	Conversion Cycles	CC	$2 + 13$	$128 + 14$	ADCLK cycles
3	Stop Mode Recovery Time <sup>1</sup>	$T_{SR}$	10	—	$\mu\text{s}$
4	Resolution <sup>2</sup>	—	1.25	—	mV
5	INL: 8 MHz ADC Clock <sup>3</sup>	INL8	$-4^4$	$4^4$	LSB <sup>5</sup>
6	INL: 16 MHz ADC Clock <sup>3</sup>	INL16	$-8^4$	$8^4$	LSB
7	DNL: 8 MHz ADC Clock <sup>3</sup>	DNL8	$-3^4$	$3^4$	LSB
8	DNL: 16 MHz ADC Clock <sup>3</sup>	DNL16	$-3^4$	$3^4$	LSB
9	Offset Error without Calibration	OFFNC	$0^4$	$100^4$	LSB
10	Offset Error with Calibration	OFFWC	$-4^4$	$4^4$	LSB
11	Full Scale Gain Error without Calibration	GAINNC	$-120^4$	$0^4$	LSB
12	Full Scale Gain Error with Calibration	GAINWC	$-4^{4,6}$	$4^{4,6}$	LSB
13	Disruptive Input Injection Current <sup>7, 8, 9, 10</sup>	$I_{INJ}$	-1	1	mA
14	Incremental Error due to injection current <sup>11, 12</sup>	$E_{INJ}$	—	$\pm 4^4$	Counts
15	TUE value at 8 MHz <sup>13, 14</sup> (with calibration)	TUE8	—	$\pm 4^{4,6}$	Counts

## Electrical Characteristics

Table 19. eQADC Conversion Specifications (Operating) (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
16	TUE value at 16 MHz <sup>13, 14</sup> (with calibration)	TUE16	—	±8	Counts
17	Variable gain amplifier accuracy (gain=1) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA1	-4 -8 -3 <sup>16</sup> -3 <sup>16</sup>	4 8 3 <sup>16</sup> 3 <sup>16</sup>	Counts <sup>17</sup>
18	Variable gain amplifier accuracy (gain=2) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA2	-5 -8 -3 -3	5 8 3 3	Counts
19	Variable gain amplifier accuracy (gain=4) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA4	-7 -8 -4 -4	7 8 4 4	Counts

<sup>1</sup> Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

<sup>2</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one count = 1.25 mV without using pregain.

<sup>3</sup> INL and DNL are tested from  $V_{RL} + 50$  LSB to  $V_{RH} - 50$  LSB.

<sup>4</sup> New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

<sup>5</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one LSB = 1.25 mV.

<sup>6</sup> The value is valid at 8 MHz, it is ±8 counts at 16 MHz.

<sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$ . Other channels are not affected by non-disruptive conditions.

<sup>8</sup> Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

<sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.

<sup>10</sup> Condition applies to two adjacent pins at injection limits.

<sup>11</sup> Performance expected with production silicon.

<sup>12</sup> All channels have same  $10\text{ k}\Omega < R_s < 100\text{ k}\Omega$ . Channel under test has  $R_s = 10\text{ k}\Omega$ ,  $I_{INJ} = I_{INJMAX}, I_{INJMIN}$ .

<sup>13</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.

<sup>14</sup> TUE does not apply to differential conversions.

<sup>15</sup> Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.

<sup>16</sup> Guaranteed 10-bit mono tonicity.

<sup>17</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one LSB = 1.25 mV.

## 4.9.1 ADC Internal Resource Measurements

**Table 20. Power Management Control (PMC) Specification**

Spec	Characteristic	Symbol	Min	Typical	Max	Unit
<b>PMC Normal Mode</b>						
1	Bandgap 0.62 V ADC0 channel 145	$V_{ADC145}$	0.59	0.62	0.65	V
2	Bandgap 1.2 V ADC0 channel 146	$V_{ADC146}$	1.10	1.22	1.34	V
3	Vreg1p2 Feedback ADC0 channel 147	$V_{ADC147}$	$V_{DD}/2.147$	$V_{DD} / 2.045$	$V_{DD}/1.943$	V
4	LVD 1.2 V ADC0 channel 180	$V_{ADC180}$	$V_{DD}/1.863$	$V_{DD} / 1.774$	$V_{DD}/1.685$	V
5	Vreg3p3 Feedback ADC0 channel 181	$V_{ADC181}$	Vreg3p3 / 5.733—	Vreg3p3 / 5.460	Vreg3p3 / 5.187	V
6	LVD 3.3 V ADC0 channel 182	$V_{ADC182}$	Vreg3p3 / 4.996	Vreg3p3 / 4.758	Vreg3p3 / 4.520	V
7	LVD 5.0 V ADC0 channel 183 — LDO mode — SMPS mode	$V_{ADC183}$	$V_{DDREG} / 4.996$ $V_{DDREG} / 7.384$	$V_{DDREG} / 4.758$ $V_{DDREG}/7.032$	$V_{DDREG} / 4.520$ $V_{DDREG} / 6.680$	V

**Table 21. Standby RAM Regulator Electrical Specifications**

Spec	Characteristic	Symbol	Min	Typ	Max	Unit
<b>Normal Mode</b>						
1	Standby Regulator Output ADC1 channel 194	$V_{ADC194}$	—	1.2	—	V
2	Standby Source Bias ADC1 channel 195	$V_{ADC195}$	150	—	360	mV

**Table 22. ADC Band Gap Reference / LVI Electrical Specifications**

Spec	Characteristic	Symbol	Min	Typ	Max	Unit
1	4.75 LVD (from $V_{DDA}$ ) ADC1 channel 196	$V_{ADC196}$	—	4.75	—	V
2	ADC Bandgap ADC0 channel 45 ADC1 channel 45	$V_{ADC45}$	—	1.220	—	V

## 4.11.2 Pad AC Specifications

**Table 29. Pad AC Specifications ( $V_{DDEH} = 5.0$  V,  $V_{DDE} = 3.3$  V)<sup>1</sup>**

Spec	Pad	SRC/DSC	Out Delay <sup>2,4</sup> $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall <sup>3,4</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	152/165	70/74	50
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200
7	Fast <sup>6</sup>	00	2.5	1.2	10
8		01			20
9		10			30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	200
19	Pull Up/Down (3.6 V max)	—	—	7500	50
20	Pull Up/Down (5.25 V max)	—	6000	5000/5000	50

<sup>1</sup> These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD} = 1.02$  V to 1.32 V,  $V_{DDE} = 3.0$  V to 3.6 V,  $V_{DDEH} = 4.75$  V to 5.25 V,  $V_{DD33}$  and  $V_{DDSYN} = 3.0$  V to 3.6 V,  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.

<sup>3</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

<sup>4</sup> Delay and rise/fall are measured to 20% or 80% of the respective signal.

<sup>5</sup> Out delay is shown in [Figure 7](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

<sup>6</sup> Out delay is shown in [Figure 7](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

**Table 30. Derated Pad AC Specifications ( $V_{DDEH} = 3.3$  V)<sup>1</sup>**

Spec	Pad	SRC/DSC	Out Delay <sup>2,3</sup> $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall <sup>4,3</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	200/210	86/86	50
2			270/285	120/120	200
3		01	37/45	15.5/19	50
4			69/82	38/43	200
5		11	18/17	7.6/8.5	50
6			46/49	30/34	200

## Electrical Characteristics

Table 33. Nexus Debug Port Timing<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
11	TDI, TMS Data Hold Time	$t_{NTDIH}, t_{NTMSH}$	5	—	ns
12	TCK Low to TDO Data Valid	$t_{NTDOV}$	0	10	ns
13	RDY Valid to MCKO <sup>5</sup>	—	—	—	—
14	TDO hold time after TCLK low	$t_{NTDOH}$	1	—	ns

<sup>1</sup> All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at  $V_{DD} = 1.08$  V to 1.32 V,  $V_{DDE} = 3.0$  V to 3.6 V,  $V_{DD33}$  and  $V_{DDSYN} = 3.0$  V to 3.6 V,  $T_A = T_L$  to  $T_H$ , and  $C_L = 30$  pF with DSC = 0b10.

<sup>2</sup> The Nexus AUX port runs up to 82 MHz (pending characterization). Set NPC\_PCR[MCKO\_DIV] to correct division depending on the system frequency, not to exceed maximum Nexus AUX port frequency.

<sup>3</sup> MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

<sup>4</sup> Lower frequency is required to be fully compliant to standard.

<sup>5</sup> The RDY pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.




Figure 15. Nexus Timings

## Electrical Characteristics

Table 34. Bus Operation Timing<sup>1</sup> (continued)

Spec	Characteristic	Symbol	66 MHz (Ext. Bus Freq) <sup>2 3</sup>		Unit	Notes
			Min	Max		
2	D_CLKOUT Duty Cycle	t <sub>CDC</sub>	45%	55%	t <sub>C</sub>	
3	D_CLKOUT Rise Time	t <sub>CRT</sub>	—	— <sup>4</sup>	ns	
4	D_CLKOUT Fall Time	t <sub>CFT</sub>	—	— <sup>4</sup>	ns	
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time)  D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE <u>D_RD_WR</u> D_TA D_TS <u>D_WE[0:3]/D_BE[0:3]</u>	t <sub>COH</sub>	1.0/1.5	—	ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 1.0 ns EBTS = 1: 1.5 ns
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay)  D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE <u>D_RD_WR</u> D_TA D_TS <u>D_WE[0:3]/D_BE[0:3]</u>	t <sub>COV</sub>	—	8.5/9.0	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 8.5 ns EBTS = 1: 9.0 ns
7	Input Signal Valid to D_CLKOUT Posedge (Setup Time)  D_ADD[9:30] <u>D_DAT[0:15]</u> <u>D_RD_WR</u> D_TA D_TS	t <sub>CIS</sub>	5.0/4.5	—	ns	Input setup time selectable via SIU_ECCR[EBTS] bit: EBTS = 0; 5.0ns EBTS = 1; 4.5ns
8	D_CLKOUT Posedge to Input Signal Invalid (Hold Time)  D_ADD[9:30] <u>D_DAT[0:15]</u> <u>D_RD_WR</u> D_TA D_TS	t <sub>CIH</sub>	1.0	—	ns	
9	D_ALE Pulse Width	t <sub>APW</sub>	6.5	—	ns	The timing is for Asynchronous external memory system.
10	D_ALE Negated to Address Invalid	t <sub>AAI</sub>	2.0/1.0 <sup>5</sup>	—	ns	The timing is for Asynchronous external memory system. ALE is measured at 50% of VDDE.

- <sup>1</sup> EBI timing specified at  $V_{DD} = 1.08\text{ V}$  to  $1.32\text{ V}$ ,  $V_{DDE} = 3.0\text{ V}$  to  $3.6\text{ V}$ ,  $V_{DD33}$  and  $V_{DDSYN} = 3.0\text{ V}$  to  $3.6\text{ V}$ ,  $T_A = T_L$  to  $T_H$ , and  $C_L = 30\text{ pF}$  with DSC = 0b10.
- <sup>2</sup> Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM).
- <sup>3</sup> Depending on the internal bus speed, set the SIU\_ECCR[EBDF] bits correctly not to exceed maximum external bus frequency. The maximum external bus frequency is 66 MHz.
- <sup>4</sup> Refer to Fast pad timing in [Table 29](#) and [Table 30](#).
- <sup>5</sup> ALE hold time spec is temperature dependant. 1.0ns spec applies for temperature range -40 to 0 C. 2.0ns spec applies to temperatures > 0 C. This spec has no dependency on SIU\_ECCR[EBTS] bit.




Figure 17. D\_CLKOUT Timing

Table 38. DSPI Timing<sup>1,2</sup> (continued)

Spec	Characteristic	Symbol	Peripheral Bus Freq: 92 MHz		Unit
			Min	Max	
9	Data Setup Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>SUI</sub>	27	—	ns
			10	—	ns
			7	—	ns
			27	—	ns
10	Data Hold Time for Inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>HI</sub>	-3	—	ns
			7	—	ns
			12	—	ns
			-3	—	ns
11	Data Valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1) Master (LVDS)	t <sub>SUO</sub>	—	10	ns
			—	30	ns
			—	20	ns
			—	10	ns
			—	5	ns
			—	—	—
12	Data Hold Time for Outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1) Master (LVDS)	t <sub>HO</sub>	-6	—	ns
			2.5	—	ns
			3	—	ns
			-7	—	ns
			-5	—	ns
			—	—	—

<sup>1</sup> DSPI timing specified at V<sub>DD</sub> = 1.08 V to 1.32 V, V<sub>DDEH</sub> = 3.0 V to 5.5 V, V<sub>DD33</sub> and V<sub>DDSYN</sub> = 3.0 V to 3.6 V, and T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>

<sup>2</sup> Speed is the nominal maximum frequency of platform clock (f<sub>platf</sub>). Max speed is the maximum speed allowed including frequency modulation (FM).

<sup>3</sup> The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTAR<sub>n</sub>[PSSCK] and DSPI\_CTAR<sub>n</sub>[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTAR<sub>n</sub>[PASC] and DSPI\_CTAR<sub>n</sub>[ASC].

<sup>7</sup> This number is calculated assuming the SMPL\_PT bit-field in DSPI\_MCR is set to 0b10.

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol. DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high speed operation.




Figure 32. DSPI PCS Strobe ( $\overline{\text{PCSS}}$ ) Timing

## 5 Package Information

### 5.1 416-Pin Package

The package drawings of the 416-pin TEPBGA package are shown in [Figure 33](#) and [Figure 34](#).




Figure 33. 416 TEPBGA Package (1 of 2)

**Table 39. Signal Properties and Muxing Summary (continued)**

## Revision History

**Table 40. Revision History (continued)**

Revision	Date	Description
Rev 3	10 August 2012	<p>Added minimum and maximum “Nominal bandgap reference voltage” values in the “PMC Electrical Specifications” table.</p> <p>Updated the maximum “Medium I/O Output Low Voltage” value (changed from <math>0.2 \times V_{DDEH}</math> to <math>0.2 \times V_{DDEH}</math> and <math>0.15 \times V_{DDEH}</math>) in the “DC Electrical Specifications” table, moved reference to the footnote <sup>10</sup> (<math>I_{OH\_S} = \{11.6\}</math> mA and <math>I_{OL\_S} = \{17.7\}</math> mA for {medium} I/O with <math>V_{DDEH} = 4.5</math> V; <math>I_{OH\_S} = \{5.4\}</math> mA and <math>I_{OL\_S} = \{8.1\}</math> mA for {medium} I/O with <math>V_{DDEH} = 3.0</math> V) to “<math>0.2 \times V_{DDEH}</math>”, and added a new footnote <sup>11</sup> (<math>I_{OL\_S}=2</math> mA) to “<math>0.15 \times V_{DDEH}</math>”.</p> <p>Updated footnote<sup>9</sup> (<math>I_{OH\_F} = \{12,20,30,40\}</math> mA and <math>I_{OL\_F} = \{24,40,50,65\}</math> mA for {00,01,10,11} drive mode with <math>V_{DDE} = 3.0</math> V): Removed “<math>I_{OH\_F} = \{7,13,18,25\}</math> mA and <math>I_{OL\_F} = \{18,30,35,50\}</math> mA for {00,01,10,11} drive mode with <math>V_{DDE} = 2.25</math> V; <math>I_{OH\_F} = \{3,7,10,16\}</math> mA and <math>I_{OL\_F} = \{12,20,27,35\}</math> mA for {00,01,10,11} drive mode with <math>V_{DDE} = 1.62</math> V”.</p> <p>Added minimum and maximum values to all rows of the “Power Management Control (PMC) Specification” table.</p> <p>Updated the “Accuracy” temperature values in the “Temperature Sensor Electrical Specifications” table: Changed “–40 C to 100 C to 40 C to 150 C, removed the corresponding “Typ” value, removed “100 C to 150 C, and added minimum (10) and maximum (+10) values.</p> <p>Added a new section “ADC Internal Resource Measurements” and moved “Power Management Control (PMC) Specification”, “Standby RAM Regulator Electrical Specifications”, “ADC Band Gap Reference / LVI Electrical Specifications”, and “Temperature Sensor Electrical Specifications” tables to the section.</p> <p>Changed “Minimum Data Retention at 25 °C ambient temperature” to “Minimum Data Retention at 85 °C ambient temperature” in the “Flash EEPROM Module Life” table.</p> <p>Added the following note after “Flash Program and Erase Specifications (Pending Si characterization)” table in the “C90 Flash Memory Electrical Characteristics” section: “The low, mid, and high address blocks of the flash arrays are erased (all bits set to 1) before leaving the factory.</p> <p>Updated the “DSPI LVDS Pad Specification” table: Changed maximum “Load” value from “25” to “32”; minimum values for “Differential Output Voltage SRC=0b00 or 0b11, SRC=0b01, SRC=0b10” from “150, 90, 160” to “215, 170, 260”; “Transmission lines (Differential) to “Termination Resistance”; “Z<sub>c</sub>” to “R<sub>Load</sub>”; and added the following footnote: “The termination resistance spec is not meant to specify the receiver termination requirements. They are there to establish the measurement criteria for the specs in this table. As per the TIA/EIA-644A standard, the LVDS receiver termination resistance can vary from 90 to 132 Ω .</p>
Rev 4	21 January 2016	<p>Added a table “Flash Memory AC Timing Specifications”.</p> <p>Updated the min and max values from -10 and +10 to -20 and +20 for “Accuracy” in the “Temperature Sensor Electrical Specifications” table.</p>