

Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z7
Core Size	32-Bit Dual-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI
Peripherals	DMA, POR, PWM
Number of I/O	-
Program Memory Size	6MB (6M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	384K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 1.32V
Data Converters	A/D 64x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BBGA
Supplier Device Package	516-PBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5676rdk3mv1">https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5676rdk3mv1</a>

# Table of Contents

1	Ordering Information.....	3
1.1	Orderable Parts.....	3
2	MPC5676R Blocks .....	4
2.1	Block Diagram.....	4
3	Pin Assignments.....	6
3.1	416-ball TEPBGA Pin Assignments .....	6
3.2	516-ball TEPBGA Pin Assignments .....	7
3.3	Pin Muxing and Reset States .....	8
4	Electrical Characteristics .....	8
4.1	Maximum Ratings .....	8
4.2	Thermal Characteristics .....	9
4.2.1	General Notes for Specifications at Maximum Junction Temperature .....	11
4.3	EMI (Electromagnetic Interference) Characteristics .....	12
4.4	ESD Characteristics .....	13
4.5	PMC/POR/LVI Electrical Specifications .....	13
4.5.1	Regulator Example .....	16
4.6	Power Up/Down Sequencing .....	18
4.6.1	Power-Up .....	19
4.6.2	Power-Down .....	19
4.6.3	Power Sequencing and POR Dependent on $V_{DDA}$ .....	20
4.7	DC Electrical Specifications .....	20
4.7.1	I/O Pad Current Specifications .....	23
4.7.2	I/O Pad $V_{DD33}$ Current Specifications .....	24
4.7.3	LVDS Pad Specifications .....	25
4.8	Oscillator and FMPLL Electrical Characteristics .....	27
4.9	eQADC Electrical Characteristics .....	29
4.10	C90 Flash Memory Electrical Characteristics .....	31
4.11	AC Specifications .....	32
4.11.1	Clocking Modes .....	32
4.11.2	Pad AC Specifications .....	33
4.12	AC Timing .....	34
4.12.1	Generic Timing Diagrams.....	34
4.12.2	Reset and Configuration Pin Timing.....	35
4.12.3	IEEE 1149.1 Interface Timing.....	36
4.12.4	Nexus Timing .....	39
4.12.5	External Bus Interface (EBI) Timing.....	41
4.12.6	External Interrupt Timing (IRQ Pin) .....	46
4.12.7	eTPU Timing .....	46
4.12.8	eMIOS Timing .....	47
4.12.9	DSPI Timing .....	48
5	Package Information .....	54
5.1	416-Pin Package.....	54
5.2	516-Pin Package.....	56
6	Product Documentation.....	58
	Appendix A Signal Properties and Muxing .....	59
	Appendix B Revision History .....	109

### 3 Pin Assignments

#### 3.1 416-ball TEPBGA Pin Assignments

Figure 3 shows the 416-ball TEPBGA pin assignments.

##### CAUTION

This ball map is preliminary and subject to change. Do not use it for board design.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REF-BYPICA1	VRL_A	VRH_A	AN28	AN32	AN36	VDDA_B0	REF-BYPICA1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	A
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REF-BYPICA	AN24	AN27	AN29	AN33	VDDA_B1	VSSA_B0	REF-BYPICA	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLK_B	
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1_C	
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3_D	
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26																VDDEH7	ETPUC4	ETPUC5	ETPUC6_E				
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22																ETPUC7	ETPUC8	ETPUC9	ETPUC10_F				
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18																ETPUC11	ETPUC12	ETPUC13	ETPUC14_G				
H	ETPUA11	ETPUA12	ETPUA14	ETPUA13																ETPUC15	ETPUC16	ETPUC17	ETPUC18_H				
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10																ETPUC19	ETPUC20	ETPUC21	ETPUC22_J				
K	ETPUA3	ETPUA4	ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
L	TCRCLK_A	ETPUA0	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
M	VDD33_1	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
N	RXDB	BOOT-CFG1	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
P	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
R	JCOMP	RESET	PLLCFG0	RDY						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
T	VDDE2	MCK0	MSE01	EVTI						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
U	EVTO	MSE00	MDO0	MDO1						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS									
V	MDO2	MDO3	MDO4	MDO5																							
W	MDO6	MDO7	MDO8	VDDE2															REGSEL	ETPUB25	ETPUB24	ETPUB23_W					
Y	MDO9	MDO10	MDO11	MDO15															ETPUB29	ETPUB28	ETPUB27	REGCTL_Y					
AA	MDO12	MDO13	MDO14	VDD33_2															VDD33_3	ETPUB30	VDDREG	VSSSYN_AA					
AB	TDO	TCK	TMS	VDD															VDD	ETPUB31	VSSFL	EXTAL_AB					
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL_AC	
AD	ENGCLK	VDD	VSS	FR_A-TX	FR_B-TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS3	EMIOS9	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN_AD	
AE	VDD	VSS	FR_A-RX	FR_B-RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE
AF	VSS	VDDE2	FR_A-TX_EN	FR_B-TX_EN	VDDEH3	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 3. MPC5676R 416-ball TEPBGA (full diagram)

### 3.3 Pin Muxing and Reset States

See [Appendix A, Signal Properties and Muxing](#), for a listing and description of the pin functions and properties.

## 4 Electrical Characteristics


This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5676R.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

### 4.1 Maximum Ratings

**Table 2. Absolute Maximum Ratings<sup>1</sup>**

Spec	Characteristic	Symbol	Min	Max <sup>2</sup>	Unit
1	1.2 V Core Supply Voltage <sup>3</sup>	V <sub>DD</sub>	-0.3	1.65 <sup>4</sup>	V
2	SRAM Standby Voltage	V <sub>STBY</sub>	-0.3	5.5 <sup>5,6</sup>	V
3	Clock Synthesizer Voltage	V <sub>DDSYN</sub>	-0.3	4.5 <sup>6,7</sup>	V
4	I/O Supply Voltage (I/O buffers and predrivers)	V <sub>DD33</sub>	-0.3	4.5 <sup>6,7</sup>	V
5	Analog Supply Voltage (reference to V <sub>SSA</sub> <sup>8</sup> )	V <sub>DDA</sub> <sup>9</sup>	-0.3	5.5 <sup>5,6</sup>	V
6	I/O Supply Voltage (fast I/O pads)	V <sub>DDE</sub>	-0.3	4.5 <sup>6</sup>	V
7	I/O Supply Voltage (medium I/O pads)	V <sub>DDEH</sub>	-0.3	5.5 <sup>5,6</sup>	V
8	Voltage Regulator Input Supply Voltage	V <sub>DDREG</sub>	-0.3	5.5 <sup>5,6</sup>	V
9	Analog Reference High Voltage (reference to V <sub>RL</sub> <sup>10</sup> )	V <sub>RH</sub> <sup>11</sup>	-0.3	5.5 <sup>5,6</sup>	V
10	V <sub>SS</sub> to V <sub>SSA</sub> <sup>8</sup> Differential Voltage	V <sub>SS</sub> - V <sub>SSA</sub>	-0.1	0.1	V
11	V <sub>REF</sub> Differential Voltage	V <sub>RH</sub> - V <sub>RL</sub>	-0.3	5.5 <sup>5,6</sup>	V
12	V <sub>RL</sub> to V <sub>SSA</sub> Differential Voltage	V <sub>RL</sub> - V <sub>SSA</sub>	-0.3	0.3	V
13	V <sub>DD33</sub> to V <sub>DDSYN</sub> Differential Voltage	V <sub>DD33</sub> - V <sub>DDSYN</sub>	-0.1	0.1	V
14	V <sub>SSSYN</sub> to V <sub>SS</sub> Differential Voltage	V <sub>SSSYN</sub> - V <sub>SS</sub>	-0.1	0.1	V
15	Maximum Digital Input Current <sup>12</sup> (per pin, applies to all digital pins)	I <sub>MAXD</sub>	-3 <sup>13</sup>	3 <sup>13</sup>	mA
16	Maximum Analog Input Current <sup>14</sup> (per pin, applies to all analog pins)	I <sub>MAXA</sub>	-3 <sup>9,13</sup>	3 <sup>9,13</sup>	mA



**Figure 6. VRC 1.2V buck SMPS LDO configuration with external MOS - Schottky diode**

**Table 9. VRC LDO recommended external devices**

Part Name	Part Type	Nominal	Description
NJD2873 Beta (Bf)	NPN		ON Semiconductor TM From 60 to 550
Vbe			From 0.4 V to 1.0 V
Vce	Capacitor	6 x 4.7 $\mu$ F - 20 V	From 0.2 V to 0.6 V depends on package / power Ceramic low ESR—One for each VDD pin
	Capacitor	6 x 0.1 $\mu$ F - 20 V	Ceramic —One capacitor for each VDD pin
	Capacitor	20 $\mu$ F	Supply decoupling cap (close to bipolar collector)
	Capacitor	2.2 $\mu$ F	Snubber cap, required with NJD2873 (on bipolar base)
	Resistor	12 $\Omega$	Optional ESR for snubber cap

**Table 10. VRC SMPS recommended external devices**

<b>Part Name</b>	<b>Part Type</b>	<b>Nominal</b>	<b>Description</b>
IR7353	HS nMOS + Schottky		Low threshold n-MOS/Low Vf Schottky diode
SS8P3L	Schottky		Low Vf Schottky diode
Vf			From 0.4V to 0.6 V
SI3460 or equivalent	nMOS		Low threshold n-MOS
Vth			Less than 2 V
Ids			More than 1.5 A
Vds			More than 12 V
Rdson			Less than 100 Ohms
Cg			Less than 5 nF
Turn on / off delay			Less than 50 ns
Rise time			Less than 90 ns
LQH66SN2R2M03	inductor	2.2 uH—3.2 A	muRata TM shielded coil, preferred $f_{max} > 40$ MHz
C3225X7R1E106M	capacitor	22 uF — 25 V	TDK high capacitance ceramic SMD (on VDD close to coil)
C3225X7R1E225K	capacitor	2 to 6 x 2.2 uF — 25 V	TDK ceramic SMD (on VDD close to MCU)
	capacitor	6 x 0.1 uF — 20 V	Ceramic -One capacitor for each VDD pin
C3225X7R1E106M	capacitor	22 uF — 25 V	Supply decoupling cap—close to n-MOS drain
	resistor	20 K	Pull down for power n—MOS gate

## 4.6 Power Up/Down Sequencing

There is no power sequencing required among power sources during power up and power down in order to operate within specification as long as the following two rules are met:

- When VDDREG is tied to a nominal 3.3V supply, VDD33 and VDDSYN must be both shorted to VDDREG.
- When VDDREG is tied to a 5V supply, VDD33 and VDDSYN must be tied together and shall be powered by the internal 3.3V regulator.

The recommended power supply behavior is as follows: Use 25 V/millisecond or slower rise time for all supplies. Power up each  $V_{DDE}/V_{DDEH}$  first and then power up  $V_{DD}$ . For power down, drop  $V_{DD}$  to 0 V first, and then drop all  $V_{DDE}/V_{DDEH}$  supplies. There is no limit on the fall time for the power supplies.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies according to [Table 11](#) and [Table 12](#).

There are no limits on the fall times for the power supplies.

### 4.6.3 Power Sequencing and POR Dependent on V<sub>DDA</sub>

During power up or down, V<sub>DDA</sub> can lag other supplies (of magnitude greater than V<sub>DDEH</sub>/2) within 1 V to prevent any forward-biasing of device diodes that causes leakage current and/or POR. If the voltage difference between V<sub>DDA</sub> and V<sub>DDEH</sub> is more than 1 V, the following will result:

- Triggers POR (ADC monitors on V<sub>DDEH1</sub> segment which powers the RESET pin) if the leakage current path created, when V<sub>DDA</sub> is sufficiently low, causes sufficient voltage drop on V<sub>DDEH1</sub> node monitored crosses low-voltage detect level.
- If V<sub>DDA</sub> is between 0–2 V, powering all the other segments (especially V<sub>DDEH1</sub>) will not be sufficient to get the part out of reset.
- Each V<sub>DDEH</sub> will have a leakage current to V<sub>DDA</sub> of a magnitude of ((V<sub>DDEH</sub> – V<sub>DDA</sub> – 1 V(diode drop)/200 KOhms) up to (V<sub>DDEH</sub>/2 = V<sub>DDA</sub> + 1 V). .
- Each V<sub>DD</sub> has the same behavior; however, the leakage will be small even though there is no current limiting resistor since V<sub>DD</sub> = 1.32 V max.

### 4.7 DC Electrical Specifications

Table 13. DC Electrical Specifications<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	Core Supply Voltage (External Regulation)	V <sub>DD</sub>	1.14	1.32 <sup>2, 3</sup>	V
1a	Core Supply Voltage (Internal Regulation) <sup>4</sup>	V <sub>DD</sub>	1.08	1.32	V
2	I/O Supply Voltage (fast I/O pads)	V <sub>DDE</sub>	3.0	3.6 <sup>2</sup>	V
3	I/O Supply Voltage (medium I/O pads)	V <sub>DDEH</sub>	3.0	5.25 <sup>2</sup>	V
4	3.3 V I/O Buffer Voltage	V <sub>DD33</sub>	3.0	3.6 <sup>2</sup>	V
5	Analog Supply Voltage	V <sub>DDA</sub>	4.75	5.25 <sup>2</sup>	V
6a	SRAM Standby Voltage low range	V <sub>STBY_LOW</sub>	0.95 <sup>5</sup>	1.2	V
6b	SRAM Standby Voltage high range	V <sub>STBY_HIGH</sub>	2	6	V
7	Voltage Regulator Control Input Voltage <sup>6</sup>	V <sub>DDREG</sub>	2.7 <sup>7</sup>	5.5 <sup>2</sup>	V
8	Clock Synthesizer Operating Voltage <sup>8</sup>	V <sub>DDSYN</sub>	3.0	3.6 <sup>2</sup>	V
9	Fast I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V <sub>IH_F</sub>	0.65 × V <sub>DDE</sub> 0.55 × V <sub>DDE</sub>	V <sub>DDE</sub> + 0.3	V
10	Fast I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V <sub>IL_F</sub>	V <sub>SS</sub> – 0.3	0.35 × V <sub>DDE</sub> 0.40 × V <sub>DDE</sub>	V
11	Medium I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V <sub>IH_S</sub>	0.65 × V <sub>DDEH</sub> 0.55 × V <sub>DDEH</sub>	V <sub>DDEH</sub> + 0.3	V

## Electrical Characteristics

Table 19. eQADC Conversion Specifications (Operating) (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
16	TUE value at 16 MHz <sup>13, 14</sup> (with calibration)	TUE16	—	±8	Counts
17	Variable gain amplifier accuracy (gain=1) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA1	-4 -8 -3 <sup>16</sup> -3 <sup>16</sup>	4 8 3 <sup>16</sup> 3 <sup>16</sup>	Counts <sup>17</sup>
18	Variable gain amplifier accuracy (gain=2) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA2	-5 -8 -3 -3	5 8 3 3	Counts
19	Variable gain amplifier accuracy (gain=4) <sup>15</sup> INL, 8 MHz ADC INL, 16 MHz ADC DNL, 8 MHz ADC DNL, 16 MHz ADC	GAINVGA4	-7 -8 -4 -4	7 8 4 4	Counts

<sup>1</sup> Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

<sup>2</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one count = 1.25 mV without using pregain.

<sup>3</sup> INL and DNL are tested from  $V_{RL} + 50$  LSB to  $V_{RH} - 50$  LSB.

<sup>4</sup> New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

<sup>5</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one LSB = 1.25 mV.

<sup>6</sup> The value is valid at 8 MHz, it is ±8 counts at 16 MHz.

<sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$ . Other channels are not affected by non-disruptive conditions.

<sup>8</sup> Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.

<sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.

<sup>10</sup> Condition applies to two adjacent pins at injection limits.

<sup>11</sup> Performance expected with production silicon.

<sup>12</sup> All channels have same  $10\text{ k}\Omega < R_s < 100\text{ k}\Omega$ . Channel under test has  $R_s = 10\text{ k}\Omega$ ,  $I_{INJ} = I_{INJMAX}, I_{INJMIN}$ .

<sup>13</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.

<sup>14</sup> TUE does not apply to differential conversions.

<sup>15</sup> Variable gain is controlled by setting the PRE\_GAIN bits in the ADC\_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed by as indicated.

<sup>16</sup> Guaranteed 10-bit mono tonicity.

<sup>17</sup> At  $V_{RH} - V_{RL} = 5.12$  V, one LSB = 1.25 mV.

**Table 25. Flash Memory AC Timing Specifications<sup>1</sup>**

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
T <sub>RES</sub>	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low	—	—	100	ns
T <sub>DONE</sub>	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared	—	—	5	ns
T <sub>PSRT</sub>	Time between program suspend resume and the next program suspend request. <sup>2</sup>	100	—	—	μ s
T <sub>ESRT</sub>	Time between erase suspend resume and the next erase suspend request. <sup>3</sup>	10	—	—	ms

<sup>1</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

<sup>2</sup> Repeated suspends at a high frequency may result in the operation timing out, and the flash module will respond by completing the operation with a fail code (MCR[PEG] = 0), or the operation not able to finish (MCR[DONE] = 1 during Program operation). The minimum time between suspends to ensure this does not occur is T<sub>PSRT</sub>.

<sup>3</sup> If Erase suspend rate is less than T<sub>ESRT</sub>, an increase of slope voltage ramp occurs during erase pulse. This improves erase time but reduces cycling figure due to overstress.

**Table 26. Flash EEPROM Module Life**

Spec	Characteristic	Symbol	Min	Typical <sup>1</sup>	Unit
1	Number of Program/Erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range (T <sub>J</sub> )	P/E	100,000	—	cycles
2	Number of Program/Erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T <sub>J</sub> )	P/E	1,000	100,000	cycles
3	Minimum Data Retention at 85 °C ambient temperature <sup>2</sup> Blocks with 0–1,000 P/E cycles Blocks with 1,001–10,000 P/E cycles Blocks with 10,001–100,000 P/E cycles	Retention	20 10 1 – 5	—	years

<sup>1</sup> Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the NXP definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>2</sup> Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

## 4.11.2 Pad AC Specifications

**Table 29. Pad AC Specifications ( $V_{DDEH} = 5.0$  V,  $V_{DDE} = 3.3$  V)<sup>1</sup>**

Spec	Pad	SRC/DSC	Out Delay <sup>2,4</sup> $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall <sup>3,4</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	152/165	70/74	50
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200
7	Fast <sup>6</sup>	00	2.5	1.2	10
8		01			20
9		10			30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	200
19	Pull Up/Down (3.6 V max)	—	—	7500	50
20	Pull Up/Down (5.25 V max)	—	6000	5000/5000	50

<sup>1</sup> These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at  $V_{DD} = 1.02$  V to 1.32 V,  $V_{DDE} = 3.0$  V to 3.6 V,  $V_{DDEH} = 4.75$  V to 5.25 V,  $V_{DD33}$  and  $V_{DDSYN} = 3.0$  V to 3.6 V,  $T_A = T_L$  to  $T_H$ .

<sup>2</sup> This parameter is supplied for reference and is not guaranteed by design and not tested.

<sup>3</sup> This parameter is guaranteed by characterization before qualification rather than 100% tested.

<sup>4</sup> Delay and rise/fall are measured to 20% or 80% of the respective signal.

<sup>5</sup> Out delay is shown in [Figure 7](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

<sup>6</sup> Out delay is shown in [Figure 7](#). Add a maximum of one system clock to the output delay for delay with respect to system clock.

**Table 30. Derated Pad AC Specifications ( $V_{DDEH} = 3.3$  V)<sup>1</sup>**

Spec	Pad	SRC/DSC	Out Delay <sup>2,3</sup> $L \rightarrow H/H \rightarrow L$ (ns)	Rise/Fall <sup>4,3</sup> (ns)	Load Drive (pF)
1	Medium <sup>5</sup>	00	200/210	86/86	50
2			270/285	120/120	200
3		01	37/45	15.5/19	50
4			69/82	38/43	200
5		11	18/17	7.6/8.5	50
6			46/49	30/34	200

Table 32. JTAG Pin AC Electrical Characteristics<sup>1</sup> (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
12	TCK Falling Edge to Output Valid out of High Impedance	$t_{BSDVZ}$	—	50	ns
13	TCK Falling Edge to Output High Impedance	$t_{BSDHZ}$	—	50	ns
14	Boundary Scan Input Valid to TCK Rising Edge	$t_{BSDST}$	50	—	ns
15	TCK Rising Edge to Boundary Scan Input Invalid	$t_{BSDHT}$	50	—	ns

<sup>1</sup> JTAG timing specified at  $V_{DD} = 1.08$  V to 1.32 V,  $V_{DDE} = 3.0$  V to 3.6 V,  $V_{DD33}$  and  $V_{DDSYN} = 3.0$  V to 3.6 V,  $T_A = T_L$  to  $T_H$ , and  $C_L = 30$  pF with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See [Table 33](#) for functional specifications.




Figure 11. JTAG Test Clock Input Timing




Figure 19. Synchronous Input Timing




Figure 20. ALE Signal Timing




Figure 23. eMOS Timing

#### 4.12.9 DSPI Timing

Table 38. DSPI Timing<sup>1,2</sup>

Spec	Characteristic	Symbol	Peripheral Bus Freq: 92 MHz		Unit
			Min	Max	
1	DSPI Cycle Time <sup>3, 4</sup> Master (MTFE = 0) Slave (MTFE = 0) Master (MTFE = 1) Slave (MTFE = 1)	t <sub>SCK</sub>	23.8	1800	ns
2	PCS to SCK Delay <sup>5</sup>	t <sub>CSC</sub>	12	—	ns
3	After SCK Delay <sup>6</sup>	t <sub>ASC</sub>	12	—	ns
4	SCK Duty Cycle	t <sub>SDC</sub>	0.4 * t <sub>SCK</sub>	0.6 * t <sub>SCK</sub>	ns
5	Slave Access Time (SS active to SOUT valid)	t <sub>A</sub>	—	25	ns
6	Slave SOUT Disable Time (SS inactive to SOUT High-Z or invalid)	t <sub>DIS</sub>	—	25	ns
7	PCSx to PCSS time	t <sub>PCSC</sub>	4	—	ns
8	PCSS to PCSx time	t <sub>PASC</sub>	5	—	ns




Figure 26. DSPI Classic SPI Timing — Slave, CPHA = 0




Figure 27. DSPI Classic SPI Timing — Slave, CPHA = 1

**Table 39. Signal Properties and Muxing Summary (continued)**

Table 39. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location	
										416	516
163	ETPUB16_PCSA1_GPIO163	P	ETPUB16	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	U26	V24
		A1	PCSA1	DSPI A peripheral chip select	O						
		A2	—	—	—						
		G	GPIO163	GPIO	I/O						
164	ETPUB17_PCSA2_GPIO164	P	ETPUB17	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	U25	T21
		A1	PCSA2	DSPI A peripheral chip select	O						
		A2	—	—	—						
		G	GPIO164	GPIO	I/O						
165	ETPUB18_PCSA3_GPIO165	P	ETPUB18	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	U24	W26
		A1	PCSA3	DSPI A peripheral chip select	O						
		A2	—	—	—						
		G	GPIO165	GPIO	I/O						
166	ETPUB19_PCSA4_GPIO166	P	ETPUB19	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	U23	W25
		A1	PCSA4	DSPI A peripheral chip select	O						
		A2	—	—	—						
		G	GPIO166	GPIO	I/O						
167	ETPUB20_GPIO167	P	ETPUB20	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V26	W24
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO167	GPIO	I/O						
168	ETPUB21_GPIO168	P	ETPUB21	eTPU B channel	I/O	MH	V <sub>DDEH6</sub>	—/WKPCFG	—/WKPCFG	V25	V22
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO168	GPIO	I/O						

Table 39. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location	
										416	516
435	EMIOS29_PCSC1_GPIO435	P	EMIOS29	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AE18	AB17
		A1	PCSC1	DSPI C peripheral chip select	O						
		A2	—	—	—						
		G	GPIO435	GPIO	I/O						
436	EMIOS30_PCSC2_GPIO436	P	EMIOS30	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AD18	AF19
		A1	PCSC2	DSPI C peripheral chip select	O						
		A2	—	—	—						
		G	GPIO436	GPIO	I/O						
437	EMIOS31_PCSC5_GPIO437	P	EMIOS31	eMIOS channel	I/O	MH	V <sub>DDEH4</sub>	—/WKPCFG	—/WKPCFG	AC18	AA17
		A1	PCSC5	DSPI C peripheral chip select	O						
		A2	—	—	—						
		G	GPIO437	GPIO	I/O						
<b>eQADC</b>											
—	ANA0	P	ANA0 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA0	ANA0	A4	A4
—	ANA1	P	ANA1 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA1	ANA1	B5	B5
—	ANA2	P	ANA2 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA2	ANA2	C5	C5
—	ANA3	P	ANA3 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA3	ANA3	D6	D6
—	ANA4	P	ANA4 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA4	ANA4	A5	A5
—	ANA5	P	ANA5 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA5	ANA5	B6	B6
—	ANA6	P	ANA6 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA6	ANA6	C6	C6
—	ANA7	P	ANA7 <sup>9</sup>	eQADC A shared analog input	I	AE/up-down	V <sub>DDA_A1</sub>	ANA7	ANA7	D7	C7

Table 39. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location	
										416	516
—	AN35	P	AN35	eQADC analog input	I	AE	V <sub>DDA_B0</sub>	AN35	AN35	D15	D15
—	AN36	P	AN36	eQADC analog input	I	AE	V <sub>DDA_B1</sub>	AN36	AN36	A15	A15
—	AN37	P	AN37	eQADC analog input	I	AE	V <sub>DDA_B0</sub>	AN37	AN37	C16	C17
—	AN38	P	AN38	eQADC analog input	I	AE	V <sub>DDA_B0</sub>	AN38	AN38	C17	D16
—	AN39	P	AN39	eQADC analog input	I	AE	V <sub>DDA_B0</sub>	AN39	AN39	D16	C16
—	ANB0	P	ANB0	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB0	ANB0	C18	C18
—	ANB1	P	ANB1	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB1	ANB1	D17	D17
—	ANB2	P	ANB2	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB2	ANB2	D18	D18
—	ANB3	P	ANB3	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB3	ANB3	D19	D19
—	ANB4	P	ANB4	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB4	ANB4	C19	B19
—	ANB5	P	ANB5	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB5	ANB5	C20	A20
—	ANB6	P	ANB6	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB6	ANB6	B19	C20
—	ANB7	P	ANB7	eQADC B shared analog input	I	AE/up-down	V <sub>DDA_B0</sub>	ANB7	ANB7	A20	C19
—	ANB8	P	ANB8	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB8	ANB8	B20	B20
—	ANB9	P	ANB9	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB9	ANB9	D20	A21
—	ANB10	P	ANB10	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB10	ANB10	B21	B21
—	ANB11	P	ANB11	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB11	ANB11	A21	C21
—	ANB12	P	ANB12	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB12	ANB12	C21	A22
—	ANB13	P	ANB13	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB13	ANB13	D21	B22
—	ANB14	P	ANB14	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB14	ANB14	A22	D20
—	ANB15	P	ANB15	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB15	ANB15	B22	C22
—	ANB16	P	ANB16	eQADC B analog input	I	AE	V <sub>DDA_B0</sub>	ANB16	ANB16	C22	D21

Table 39. Signal Properties and Muxing Summary (continued)

GPIO/PCR <sup>1</sup>	Signal Name <sup>2</sup>	P/A/G <sup>3</sup>	Function <sup>4</sup>	Function Summary	Direction	Pad Type <sup>5</sup>	Voltage <sup>6</sup>	State during RESET <sup>7</sup>	State after RESET <sup>8</sup>	Package Location	
										416	516
240	PCSC2_GPIO240	P	PCSC2	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AE23	AE23
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO240	GPIO	I/O						
241	PCSC3_GPIO241	P	PCSC3	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AD23	AD23
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO241	GPIO	I/O						
242	PCSC4_GPIO242	P	PCSC4	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AF24	AF24
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO242	GPIO	I/O						
243	PCSC5_GPIO243	P	PCSC5	DSPI C peripheral chip select	O	MH	V <sub>DDEH5</sub>	—/Up	—/Up	AE24	AE24
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO243	GPIO	I/O						
<b>EBI</b>											
256	D_CS0_GPIO256	P	D_CS0	EBI chip select 0	O	F	V <sub>DDE9</sub>	—/Up	—/Up	—	AD9
		A1	—	—	—						
		A2	—	—	—						
		G	GPIO256	GPIO	I/O						
257	D_CS2_D_ADD_DAT31_GPIO257	P	D_CS2	EBI chip select 2	O	F	V <sub>DDE8</sub>	—/Up	—/Up	—	U1
		A1	D_ADD_DAT31	Address and data in mux mode.	I/O						
		A2	—	—	—						
		G	GPIO257	GPIO	I/O						

**Table 39. Signal Properties and Muxing Summary (continued)**

## Appendix B Revision History

Table 40 describes the changes made to this document between revisions.

**Table 40. Revision History**

Revision	Date	Description
Rev 1	5 Aug 2011	Initial customer release
Rev 2	21 Dec 2011	<p>Added information about specs 1a through 1d in the PMC Electrical Specifications table.</p> <p>Updated the footnote reference (changed from <sup>13</sup> to <sup>14</sup>) of spec 18 of the PMC Electrical Specifications table.</p> <p>Updated the Operating Current 5.0 V Supplies @ fsys = 180MHz VDDA Max value (changed from 30 to 50).</p> <p>Updated footnote <sup>1</sup> of the VDD33 Pad Average DC Current table (changed IDDE to IDD33).</p> <p>Updated the pF value of 11 SRC/DSC Fast with Slew Rate (changed from 2.6 to 200) in the Pad AC Specifications (VDDEH = 5.0 V, VDDE = 3.3 V) table.</p> <p>Added a footnote for ANA0-ANA7 (<sup>9</sup>) functions in the "Signal Properties and Muxing Summary" table.</p> <p>Added a footnote for MDO0-MDO15 (<sup>14</sup>) and MSE00 functions in the "Signal Properties and Muxing Summary" table.</p> <p>Updated figure numbers 25, 27, 29, and 31: Added specs 1-4.</p> <p>Changed the title of the "PFCPR1 Settings" table to "BIUCR1/BIUCR3".</p> <p>Added a new row "Load" under "Termination" in the "DSPI LVDS Pad Specification" table.</p> <p>Updated the "Max" and "Typical" values of "Delay, Z to Normal", "Rise/Fall Time", and "Data Frequency" in the "DSPI LVDS Pad Specification" table.</p> <p>Changed "V<sub>DDE</sub>" to "V<sub>DDEH</sub>" in footnote <sup>10</sup> of the "DC Electrical Specifications" table.</p> <p>Made the following changes in the "DSPI Timing" table:</p> <ul style="list-style-type: none"> <li>• Update the minimum peripheral bus frequencies for "Data Setup Time for Inputs" and "Data Hold Time for Outputs".</li> <li>• Updated the maximum peripheral bus frequencies for "Data Valid (after SCK edge)".</li> <li>• Added "Master (LVDS)" information for "Data Valid (after SCK edge)" and "Data Hold Time for Outputs".</li> </ul> <p>Changed the minimum voltage value of the "I/O Supply Voltage (fast I/O pads)" from "1.62 V" to "3.0 V" in the "DC Electrical Specifications" table.</p> <p>Changed "V<sub>DDE</sub>" values from "1.62 V to 1.98 V" to "3.0 V to 3.6 V" in footnote <sup>1</sup> of the "Pad AC Specifications (VDDEH = 5.0 V, VDDE = 3.3 V)" table.</p> <p>Removed voltage ranges "1.62 V–1.98 V" and "2.25 V–2.75 V" from "Fast I/O Weak Pull Up/Down Current" in the "DC Electrical Specifications" table.</p>