

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit Dual-Core
Speed	180MHz, 200MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, QEI, WDT
Number of I/O	53
Program Memory Size	152KB (152K x 8)
Program Memory Type	FLASH, PRAM
EEPROM Size	-
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 34x12b; D/A 4x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ch128mp206t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### 3.2.6 INSTRUCTION ADDRESSING MODES

The addressing modes shown in Table 3-20 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

## 3.2.6.1 File Register Instructions

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

# 3.2.6.2 MCU Instructions

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

# TABLE 3-20: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

# 3.3.3.1 ECC Fault Injection

To test Fault handling, an EEC error can be generated. Both single and double-bit errors can be generated in both the read and write data paths. Read path Fault injection first reads the Flash data and then modifies it prior to entering the ECC logic. Write path Fault injection modifies the actual data prior to it being written into the target Flash and will cause an EEC error on subsequent Flash read. The following procedure is used to inject a Fault:

- 1. Load Flash target address into the ECCADDR register.
- Select 1st Fault bit determined by FLT1PTRx (ECCCONH<7:0>). The target bit is inverted to create the Fault.
- If a double Fault is desired, select the 2nd Fault bit determined by FLT2PTRx (ECCCONH<15:8>), otherwise set to all '1's.
- 4. Write the NVMKEY unlock sequence.
- 5. Enable the ECC Fault injection logic by setting the FLTINJ bit (ECCCONL<0>)
- 6. Perform a read or write to the Flash target address.

#### 3.3.4 CONTROL REGISTERS

Five SFRs are used to write and erase the Program Flash Memory: NVMCON, NVMKEY, NVMADR, NVMADRU and NVMSRCADRL/H.

The NVMCON register (Register 3-4) selects the operation to be performed (page erase, word/row program, Inactive Partition erase) and initiates the program or erase cycle.

NVMKEY (Register 3-7) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADR and NVMADRU. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word/row for programming operations, or the selected page for erase operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA.

For row programming operation, data to be written to Program Flash Memory is written into data memory space (RAM) at an address defined by the NVMSRCADRL/H register (location of first element in row programming data).

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	SFA	RND	IF
bit 7							bit 0
Legend:		C = Clearable	e bit				

# REGISTER 3-17: CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

Legend:	C = Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 VAR: Variable Exception Processing Latency Control bit

1 = Variable exception processing is enabled

0 = Fixed exception processing is enabled

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup> 1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### REGISTER 3-34: CNFx: INTERRUPT CHANGE NOTIFICATION FLAG FOR PORTx REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	CNFx<15:8>									
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			CNFx	<7:0>						
bit 7							bit 0			
Legend:										

-ogonan						
R = Readable bit	= Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15- CNFx<15:0>: Interrupt Change Notification Flag for PORTx bits

When CNSTYLE (CNCONx<11>) = 1:

1 = An enabled edge event occurred on the PORTx[n] pin

0 = An enabled edge event did not occur on the PORTx[n] pin

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PLSIZE2 <sup>(1)</sup>	PLSIZE1 <sup>(1)</sup>	PLSIZE0 <sup>(1)</sup>	FSIZE4 <sup>(1)</sup>	FSIZE3 <sup>(1)</sup>	FSIZE2 <sup>(1)</sup>	FSIZE1 <sup>(1)</sup>	FSIZE0 <sup>(1)</sup>	
bit 15							bit 8	
U-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	TXAT1	TXAT0	TXPRI4	TXPRI3	TXPRI2	TXPRI1	TXPRI0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	it	U = Unimpler	mented bit, read	d as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-13 bit 12-8	bit 15-13 <b>PLSIZE&lt;2:0&gt;:</b> Payload Size bits <sup>(1)</sup> 111 = 64 data bytes 110 = 48 data bytes 101 = 32 data bytes 100 = 24 data bytes 010 = 24 data bytes 010 = 16 data bytes 010 = 16 data bytes 001 = 12 data bytes 000 = 8 data bytes bit 12-8 <b>FSIZE&lt;4:0&gt;:</b> FIFO Size bits <sup>(1)</sup> 11111 = FIFO is 32 messages deep $\dots$ 00010 = FIFO is 3 messages deep 00001 = FIFO is 2 messages deep							
bit 7	Unimplemen	ted: Read as '0	, 					
bit 6-5	TXAT<1:0>: Retransmission Attempts bits This feature is enabled when RTXAT (C1CONH<0>) is set. 11 = Unlimited number of retransmission attempts 10 = Unlimited number of retransmission attempts 01 = Three retransmission attempts 00 = Disables retransmission attempts							
bit 4-0	TXPRI<4:0>:	Message Trans	mit Priority bit	ts				
	11111 <b>= Hig</b> ł	nest message pr	iority					
	 00000 = Low	est message pri	ority					

# REGISTER 3-130: C1TXQCONH: CAN TRANSMIT QUEUE CONTROL REGISTER HIGH

**Note 1:** These bits can only be modified in Configuration mode (OPMOD<2:0> = 100).

## REGISTER 4-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG
	0 = Stack frame is not active; W14 and W15 address the base Data Space
bit 1	RND: Rounding Mode Select bit
	<ul> <li>1 = Biased (conventional) rounding is enabled</li> <li>0 = Unbiased (convergent) rounding is enabled</li> </ul>
bit 0	IF: Integer or Fractional Multiplier Mode Select bit
	<ul> <li>1 = Integer mode is enabled for DSP multiply</li> <li>0 = Fractional mode is enabled for DSP multiply</li> </ul>
Note 1:	This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
_	_	—	_	_	CCTXI2	CCTXI1	CCTXI0			
bit 15				•			bit 8			
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
—	—	—	_	_	MCTXI2	MCTXI1	MCTXI0			
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-11	Unimplemen	ted: Read as '0	)'							
bit 10-8	CCTXI<2:0>:	Current (W Re	gister) Conte	xt Identifier bit	S					
	111 = Reserv	ved								
		to Working Por	nistor Sot 4 is	ourrontly in u	50					
	011 = Alterna	100 = Alternate Working Register Set 4 is currently in use								
	010 = Alterna	010 = Alternate Working Register Set 2 is currently in use								
	001 = Alterna	001 = Alternate Working Register Set 1 is currently in use								
	000 = Default	t register set is	currently in us	se						
bit 7-3	Unimplemen	ted: Read as '0	)'							
bit 2-0	MCTXI<2:0>:	Manual (W Re	gister) Conte	xt Identifier bit	S					
	111 = Reserv	ved								
	 100 <b>= Altern</b> a	ate Working Reg	nister Set 4 w	as most recen	ntly manually sel	ected				
	011 = Alterna	ate Working Rec	gister Set 3 w	as most recen	itly manually sel	ected				
	010 = Alterna	ate Working Reg	gister Set 2 w	as most recen	ntly manually sel	ected				
	001 = Alterna	te Working Reg	gister Set 1 w	as most recen	tly manually sel	ected				
	000 <b>= Defaul</b> t	t register set wa	as most recen	itly manually s	elected					

# REGISTER 4-3: CTXTSTAT: CPU W REGISTER CONTEXT STATUS REGISTER

## 4.5 Slave Interrupt Controller

Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70000600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33CH128MP508S1 family interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33CH128MP508S1 family CPU.

The interrupt controller has the following features:

- Six Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with a Unique Vector for each Interrupt or Exception Source
- Fixed Priority within a Specified User Priority Level
- Fixed Interrupt Entry and Return Latencies

Note: There is no Alternate Interrupt Vector Table (AIVT) for the Slave.

# 4.5.1 INTERRUPT VECTOR TABLE

The dsPIC33CH128MP508S1 family Interrupt Vector Table (IVT), shown in Figure 4-16, resides in program memory, starting at location, 000004h. The IVT contains six non-maskable trap vectors and up to 246 sources of interrupts. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

## 4.5.2 RESET SEQUENCE

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33CH128MP508S1 family devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
  - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
  - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
  - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
  - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
  - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input, provided there is no external analog input, such as for a Built-In Self-Test.
  - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
  - g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned.
  - h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Select for PORTx (ANSELx) registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Select for PORTx registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

# 4.6.7 I/O PORTS RESOURCES

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page contains the latest updates and additional information.

## 4.6.7.1 Key Resources

- "I/O Ports with Edge Detect" (DS70005322) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT3R15	INT3R14	INT3R13	INT3R12	INT3R11	INT3R10	INT3R9	INT3R8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2R7	INT2R6	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7						•	bit 0
Logondy							

#### REGISTER 4-37: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8INT3R<15:8>: Assign External Interrupt 3 (S1INT3) to the Corresponding S1RPn Pin bits<br/>See Table 4-27.bit 7-0INT2R<7:0>: Assign External Interrupt 2 (S1INT2) to the Corresponding S1RPn Pin bits

bit 7-0 **INT2R<7:0>:** Assign External Interrupt 2 (S1INT2) to the Corresponding S1RPn Pin bits See Table 4-27.

# REGISTER 4-38: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| T1CKR7 | T1CKR6 | T1CKR5 | T1CKR4 | T1CKR3 | T1CKR2 | T1CKR1 | T1CKR0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—			—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 **T1CKR<7:0>:** Assign Timer1 External Clock (S1T1CK) to the Corresponding S1RPn Pin bits See Table 4-27.

bit 7-0 Unimplemented: Read as '0'

#### REGISTER 5-6: MSI1FIFOCS: MSI1 MASTER FIFO CONTROL/STATUS REGISTER

R/W-0	U-0	U-0	U-0	R/C-0	R-0	R-0	R-1
WFEN				WFOF <sup>(1)</sup>	WFUF <sup>(1)</sup>	WFFULL <sup>(1)</sup>	WFEMPTY <sup>(2)</sup>
bit 15							bit 8
R/W-0	U-0	U-0	U-0	R-0	R/C-0	R-0	R-1
RFEN	_	_	_	RFOF	RFUF	RFFULL	RFEMPTY
bit 7							bit 0
		0 01 11	1.14				
Legena:	a hit		DIC		monted bit read		
n - Value at		vv = vvritable i	JIL	$0^{\circ}$ = Onimplet	nented bit, read	v – Piticupkr	
	FUR				areu		IOWIT
bit 15	WFEN: Write	FIFO Enable b	it				
	1 = Enables (I	Master) Write F	FIFO				
	0 = Disables a	and initializes (I	Master) Write	FIFO			
bit 14-12	Unimplement	ted: Read as '	)'				
bit 11	WFOF: Write	FIFO Overflow	bit <sup>(1)</sup>				
	1 = Write FIFC	) overflow is de	etected				
bit 10	WELLE: Write	FIFO Underflov	v hit(1)				
bit to	1 = Write FIFC	O underflow is a	detected				
	0 = No Write F	FIFO underflow	is detected				
bit 9	WFFULL: Wri	te FIFO Full St	atus bit <sup>(1)</sup>				
	1 = Write FIF0 0 = Write FIF0	D is full, last wr D is not full	ite by Master	to Write FIFO	(WFDATA) was	into the last fr	ee location
bit 8	WFEMPTY: W	Vrite FIFO Emp	oty Status bit <sup>(2</sup>	)			
	1 = Write FIF data or FI 0 = Write FIF	O is empty; las IFO is disabled O contains vali	t read by Slav (and initialize d data not vet	ve from Write F ed to the empty t read by the S	FIFO (WFDATA y state) Slave	) emptied the F	IFO of all valid
bit 7	RFEN: Read I	FIFO Enable bi	it				
	1 = Enables (I 0 = Disables a	Master) the Re and initializes th	ad FIFO ne (Master) R	ead FIFO			
bit 6-4	Unimplement	ted: Read as 'd	)'				
bit 3	RFOF: Read I	FIFO Overflow	bit				
	1 = Read FIF0 0 = No Read I	O overflow is de FIFO overflow i	etected is detected				
bit 2	RFUF: Read F	FIFO Underflow	v bit				
	1 = Read FIF0 0 = No Read I	O underflow is FIFO underflow	detected is detected				
bit 1	RFFULL: Rea	ad FIFO Full St	atus bit				
	1 = Read FIF( 0 = Read FIF(	O is full; last wr O is not full	ite by Slave to	o Read FIFO (	RFDATA) was i	nto the last free	e location
bit 0	RFEMPTY: R	ead FIFO Emp	ty Status bit				
	1 = Read FIF data or FI 0 = Read FIF	O is empty; las IFO is disabled O contains vali	t read by Mas (and initialize id data not vei	ter from Read ed to the empty t read by the N	FIFO (RFDATA y state) /laster	.) emptied the F	FIFO of all valid
Note 1: O	nce set, these bit	s can be cleare	ed by making	WFEN = 0.			

2: Clearing WFEN will also cause the WFEMPTY status bit to be set. After WFEN is subsequently set, WFEMPTY will remain set until the Master writes data into the Write FIFO.

# 6.0 OSCILLATOR WITH HIGH-FREQUENCY PLL

Note 1: This data sheet summarizes the features of the dsPIC33CH128MP508 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator Module with High-Speed PLL" (DS70005255) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33CH128MP508 family oscillator with high-frequency PLL includes these characteristics:

- Master and Core Subsystems
- Internal and External Oscillator Sources Shared between Master and Slave Cores

- Master and Slave Independent On-Chip Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources
- Master and Slave Independent Auxiliary PLL (APLL) Clock Generator to Boost Operating Frequency for Peripherals
- Master and Slave Independent Doze mode for System Power Savings
- Master and Slave Independent Scalable Reference Clock Output (REFCLKO)
- On-the-Fly Clock Switching between Various Clock Sources
- Fail-Safe Clock Monitoring (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown

A block diagram of the dsPIC33CH128MP508 oscillator system is shown in Figure 6-1.



# FIGURE 6-1: MASTER AND SLAVE CORE SHARED CLOCK SOURCES BLOCK DIAGRAM

# 6.1 CPU Clocking

While the Master and Slave subsystems share access to a single set of oscillator sources, all other clocking logic is implemented individually. The Master and Slave core can be configured independently to use any of the following clock configurations:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Internal Fast RC Oscillator (FRC) with optional clock divider
- Internal Low-Power RC Oscillator (LPRC)
- Primary Oscillator with PLL (ECPLL, HSPLL, XTPLL)
- Internal Fast RC Oscillator with PLL (FRCPLL)
- Backup Internal Fast RC Oscillator (BFRC)

Each core's system clock source is divided by two to produce the internal instruction cycle clock. In this document, the instruction cycle clock is denoted by FCY. The timing diagram in Figure 6-6 illustrates the relationship between the system clock (FOSC), the instruction cycle clock (FCY) and the Program Counter (PC).

The internal instruction cycle clock (FCY) can be output on the OSCO I/O pin if the Primary Oscillator mode (POSCMD<1:0>) is not configured as HS/XT.





# TABLE 7-2: MASTER PMD REGISTERS

Register	Bit 15	Bit14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PMDCONL	—	—	—	—	PMDLOCK		—	—		—	—	—	—	—	—	_
PMD1	_	_	—	_	T1MD	QEIMD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_	C1MD	ADC1MD
PMD2	—	_	_	_	_		_	_	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	CCP3MD	CCP2MD	CCP1MD
PMD3	—	—	—	—	—	-	—	—	CRCMD	—	—	—	—	—	I2C2MD	_
PMD4	_	_	—	_	—	_	—	—	_	_	—	_	REFOMD	_	_	_
PMD6	_	_	DMA5MD	DMA4MD	DMA3MD	DMA2MD	DMA1MD	DMA0MD		_	_	_	_	_	_	_
PMD7	_	_	—	_	—	_	—	CMP1MD	_	_	—	_	PTGMD	_	_	_
PMD8	_	_	—	SENT2MD	SENT1MD	_	—	—	_	_	CLC4MD	CLC3MD	CLC2MD	CLC1MD	BIASMD	_

# TABLE 7-3: SLAVE PMD REGISTERS

Register	Bit 15	Bit14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PMDCON	_	_	_	—	PMDLOCK	—	—	_	_	—	—	—	—	—	—	—
PMD1	_	_	_	—	T1MD	QEIMD	PWMMD	_	I2C1MD	—	U1MD	_	SPI1MD	_		ADC1MD
PMD2	_	_	-	_	_	_	_	_	_	_	_	_	CCP4MD	CCP3MD	CCP2MD	CCP1MD
PMD4	_	_	_	_	—	—	—	_	_	_	_	—	REFOMD	_	_	—
PMD6	_	_	_	_	—	—	DMA1MD	DMA0MD	_	_	_	—	_	_	_	—
PMD7	_	_	-	_	_	CMP3MD	CMP2MD	CMP1MD	_	_	_	_	_	_	PGA1MD	_
PMD8	_	PGA3MD	_	_	_	PGA2MD	_	_	_	_	CLC4MD	CLC3MD	CLC2MD	CLC1MD		_

## **REGISTER 9-14: PGxSTAT: PWM GENERATOR x STATUS REGISTER (CONTINUED)**

bit 5	CAP: Capture Status bit <sup>(1)</sup>
	<ul><li>1 = PWM Generator time base value has been captured in PGxCAP</li><li>0 = No capture has occurred</li></ul>
bit 4	UPDATE: PWM Data Register Update Status/Control bit
	<ul> <li>1 = PWM Data register update is pending – user Data registers are not writable</li> <li>0 = No PWM Data register update is pending</li> </ul>
bit 3	UPDREQ: PWM Data Register Update Request bit
	User software writes a '1' to this bit location to request a PWM Data register update. The bit location always reads as '0'. The UPDATE status bit will indicate '1' when an update is pending.
bit 2	STEER: Output Steering Status bit (Push-Pull Output mode only)
	1 = PWM Generator is in 2nd cycle of Push-Pull mode
	0 = PWM Generator is in 1st cycle of Push-Pull mode
bit 1	CAHALF: Half Cycle Status bit (Center-Aligned modes only)
	<ul> <li>1 = PWM Generator is in 2nd half of time base cycle</li> <li>0 = PWM Generator is in 1st half of time base cycle</li> </ul>
bit 0	TRIG: PWM Trigger Status bit
	<ul><li>1 = PWM Generator is triggered and PWM cycle is in progress</li><li>0 = No PWM cycle is in progress</li></ul>

**Note 1:** User software may write a '1' to CAP as a request to initiate a software capture. The CAP status bit will be set when the capture event has occurred. No further captures will occur until CAP is cleared by software.

# REGISTER 21-6: FWDT CONFIGURATION REGISTER

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	SWDTPS4	SWDTPS3	SWDTPS2	SWDTPS1	SWDTPS0	WDTWIN1	WDTWIN0
bit 15							bit 8

R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
WINDIS	RCLKSEL1	RCLKSEL0	RWDTPS4	RWDTPS3	RWDTPS2	RWDTPS1	RWDTPS0
bit 7							bit 0

Legend:	PO = Program Once bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 23-16	Unimplemented: Read as '1'
bit 15	FWDTEN: Watchdog Timer Enable bit
	1 = WDT is enabled in hardware
	0 = WDT controller via the ON bit (WDTCONL<15>)
bit 14-10	SWDTPS<4:0>: Sleep Mode Watchdog Timer Period Select bits
	11111 = Divide by 2 ^ 30 = 1,073,741,824
	11110 = Divide by $2^{-29} = 526,870,912$
	00001 = Divide by 2 ^ 2, 4
	00000 = Divide by 2 ^ 1, 2
bit 9-8	WDTWIN<1:0>: Watchdog Timer Window Select bits
	11 = WDT window is 25% of the WDT period
	10 = WDT window is 37.5% of the WDT period
	0.0 = WDT Window is 50% of the WDT period
bit 7	WINDIS: Watchdog Timer Window Enable bit
	1 = Watchdog Timer is in Non-Window mode
	0 = Watchdog Timer is in Window mode
bit 6-5	RCLKSEL<1:0>: Watchdog Timer Clock Select bits
	11 = LPRC clock
	10 = Uses FRC when WINDIS = 0, system clock is not INTOSC/LPRC and device is not in Sleep;
	01 = Uses peripheral clock when system clock is not INTOSC/I PRC and device is not in Sleep:
	otherwise, uses INTOSC/LPRC
	00 = Reserved
bit 4-0	RWDTPS<4:0>: Run Mode Watchdog Timer Period Select bits
	11111 = Divide by 2 ^ 30 = 1,073,741,824
	11110 = Divide by 2 ^ 29 = 526,870,912
	$0.001 = \text{Divide by } 2^2.4$
	$00000 = \text{Divide by } 2^{1}, 2$

# 21.6 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse which resets the device. The BOR selects the clock source based on the device Configuration bit selections.

If an Oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 24-32 of **Section 24.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle mode and resets the device should VDD fall below the BOR threshold voltage.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles <sup>(1)</sup>	Status Flags Affected
60	MIN	MIN	Acc	If Accumulator A Less than B Load Accumulator with B or vice versa	1	1	N,OV,Z
		MIN.V	Acc, Wd	If Accumulator A Less than B Accumulator Force Minimum Data Range Limit with Limit Excess Result	1	1	N,OV,Z
		MINZ	Acc	Accumulator Force Minimum Data Range Limit	1	1	N,OV,Z
		MINZ.V	Acc, Wd	Accumulator Force Minimum Data Range Limit with Limit Excess Result	1	1	N,OV,Z
61	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
62	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit Literal to DSRPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit Literal to TBLPAG	1	1	None
		MOVPAG	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAG	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
64	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and Store Accumulator	1	1	None
65	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
66	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
67	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
68	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc	Accumulator = Signed(Wb) * Signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc	Accumulator = Signed(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc	Accumulator = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc	Accumulator = Unsigned(Wb) * Signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc	Accumulator = Unsigned(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc	Accumulator = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = Signed(Wb) * Signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = Signed(Wb) * Unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = Unsigned(Wb) * Signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = Unsigned(Wb) * Unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = Signed(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = Unsigned(Wb) * Unsigned(lit5)	1	1	None
<u> </u>		MUL	f	W3:W2 = f * WREG	1	1	None

#### TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

2: Cycle times for Slave core are different for Master core, as shown in 2.

3: For dsPIC33CH128MP508 devices, the divide instructions must be preceded with a "REPEAT #5" instruction, such that they are executed six consecutive times

# TABLE 24-32: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions
SY00	Τρυ	Power-up Period		200	—	μs	
SY10	Tost	Oscillator Start-up Time		1024 Tosc	—		Tosc = OSCI period
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	1.5	—	μs	
SY20	TMCLR	MCLR Pulse Width (low)	2	—	_	μs	
SY30	TBOR	BOR Pulse Width (low)	1	—	_	μs	
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μs	-40°C to +85°C
SY36	Tvreg	Voltage Regulator Standby-to-Active mode Transition Time	_	_	40	μs	Clock fail to BFRC switch
SY37	Toscdfrc	FRC Oscillator Start-up Delay	—	—	15	μs	From POR event
SY38	TOSCDLPRC	LPRC Oscillator Start-up Delay	_		50	μs	From Reset event

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ." column is at 3.3V, +25°C unless otherwise stated.

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

# dsPIC33CH128MP508 FAMILY

Master I/O Ports	112
Configuring Analog/Digital Port Pins	115
Control Registers	116
Helpful Tips	134
Open-Drain Configuration	115
Parallel I/O (PIO)	112
Resources	135
Write/Read Timing	115
Master Interrupt Controller	
Alternate Interrupt Vector Table (AIVT)	93
Control and Status Registers	103
INTCON1	103
INTCON2	103
INTCON3	103
INTCON4	103
INTTREG	103
Interrupt Vector Details	
Interrupt Vector Table (IVT)	
Reset Sequence	
Resources	103
Status/Control Registers	104
Master Interrupt Vector Table	94
Master Memory Organization	
Master Program Memory	
Address Space	
Construction	75
Data Access from Program Memory Using	
Table Instructions	76
Memory Map	
(dsPIC33CH128MPXXX Devices)	
Memory Map	
(dsPIC33CH64MPXXX Devices)	
lable Read High Instructions (TBLRDH)	76
Table Read High Instructions (TBLRDH) Table Read Low Instructions (TBLRDL)	76 76
Table Read High Instructions (TBLRDH) Table Read Low Instructions (TBLRDL) Interfacing with Data Memory Spaces	
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization	
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector	76 76 75 48 48
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets	76 76 75 48 48 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)	76 76 48 48 89 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)	76 76 75 48 48 89 89 89 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register	76 76 75 48 48 89 89 89 89 91
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)	76 76 75 48 48 89 89 89 91 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization	76 76 75 48 48 89 89 89 89 89 89 89 89 89 89 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security	76 76 75 48 48 89 89 89 91 89 89 89 89 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register	76 76 75 48 48 89 89 89 89 89 89 89 89 89 89 89
Table Read High Instructions (TELRDH)         Table Read Low Instructions (TELRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset	76 76 75 48 48 48 89
Table Read High Instructions (TELRDH)         Table Read Low Instructions (TELRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)	76 76 75 48 48 48 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)	76 76 75 48 48 48 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources	76 76 75 48 48 48 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)	76 76 75 48 48 48 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)	76 76 75 48 48 48 99 91 91 91 91 91 91 91 91 91 91 90 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)	76 76 75 48 48 48 99 91 89 91 89
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h	76 76 75 48 48 48 99 91 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Condition Reset (IOPUWR)         Initialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         100h	76 76 75 48 48 48 48 89 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         100h         200h	76 76 75 48 49 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         200h         300h-400h	76 76 75 48 49 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h	76 76 75 48 49 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h	76 76 75 48 49 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h	76 76 75 48 48 48 89 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h         800h	76 76 75 48 48 48 89 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Configuration Reset (BOR)         Configuration Reset (IOPUWR)         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h         800h         900h	76 76 75 48 48 48 89 
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Configuration Reset (BOR)         Configuration Reset (IOPUWR)         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h         800h         900h	$\begin{array}{c} & & 76 \\ & & 76 \\ & & 76 \\ & & 75 \\ & & 48 \\ & & 48 \\ & & 89 \\ & & 8$
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Configuration Reset (BOR)         Configuration Reset (IOPUWR)         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h         800h         900h	$\begin{array}{c} & & 76 \\ & & 76 \\ & & 76 \\ & & 75 \\ & & 48 \\ & & 48 \\ & & 89 \\ & & 8$
Table Read High Instructions (TBLRDH)         Table Read Low Instructions (TBLRDL)         Interfacing with Data Memory Spaces         Organization         Reset Vector         Master Resets         Brown-out Reset (BOR)         Configuration Mismatch Reset (CM)         Configuration Mismatch Reset (CM)         Control Register         Illegal Condition Reset (IOPUWR)         Illegal Opcode         Security         Uninitialized W Register         Master Clear (MCLR) Pin Reset         Power-on Reset (POR)         RESET Instruction (SWR)         Resources         Trap Conflict Reset (TRAPR)         Watchdog Timer Time-out Reset (WDTO)         Master SFR Block         000h         300h-400h         500h         600h         700h         800h         900h         A00h	$\begin{array}{c} & & 76 \\ & & 76 \\ & & 76 \\ & & 75 \\ & & 48 \\ & & 48 \\ & & 89 \\ & & 8$

E00h	64
F00h	65
Master Slave Interface (MSI)	417
Master Slave Interface. See MSI.	
Memory Organization	
Resources	51
Microchip Internet Web Site	802
Modulo Addressing	72, 292
Applicability	73, 293
Operation Example	72, 292
Start and End Address	72, 292
W Address Register Selection	72, 292
MPLAB REAL ICE In-Circuit Emulator System	
MPLAB X Integrated Development	
Environment Software	
MPLINK Object Linker/MPLIB Object Librarian	
MSI	
Master Control Registers	417
Slave Control Registers	424
Slave Processor Control	429
Slave Reset Coupling Control	429
NI	

Ν	

NVM Control Registers	
-----------------------	--

# 0

Oscillator	
CPU Clocking	439
Internal Fast RC (FRC)	466
Low-Power RC (LPRC)	466
Master Configuration Registers	440
Master SFRs	442
Primary (POSC)	466
Slave Configuration Registers	441
Slave SFRs	455
Oscillator with High-Frequency PLL	431

# Ρ

Packaging		767
Details		769
Marking Information		767
Peripheral Module Disable (PMD)		473
Control Registers		474
Peripheral Pin Select (PPS)	123	342
Available Perinherals	123	342
Available Pins	123	342
Considerations		124
Control		342
Control Register Lock		124
Control Registers	139	355
Controlling Configuration Changes	. 100,	124
Input Mapping	124	343
Master Remannable Output Pin Registers	,	132
Master Remannable Pin Inputs		126
Output Mapping	131	340
Output Napping	. 101,	133
Selectable Input Sources		120
Slave Output Selection for Remannable Pins		351
Slave Selectable Input Sources		347
Perinheral Trigger Generator (PTG)		246
Peripheral Trigger Generator See PTG		240
Din and ANSELX Availability		113
Pinout I/O Descriptions (table)		24
		24